

# **ADV7611 SOFTWARE MANUAL**

# **Documentation of the Register Maps**

# SOFTWARE MANUAL

Rev. A

December 2013

# **TABLE OF CONTENTS**

Int	troduction	3
Leg	egal Terms and Conditions	3
1	Register Tables	4
1.1	1 IO	4
1.2	2 DPLL	9
1.3	3 HDMI	
1.4	4 Repeater	14
1.5	5 Infoframe	18
1.6	5 CP	25
1.7	7 CEC	28
2	Signal Documentation	32
2.1	1 IO	32
2.2	2 DPLL	68
2.3	3 HDMI	69
2.4	4 Repeater	83
2.5	5 Infoframe	93
2.6	5 CP	99
2.7	7 CEC	108
3	Index	116
Rev	evision History	128

#### INTRODUCTION

This document describes the I<sup>2</sup>C control registers for the ADV7611. The ADV7611 is a high quality, single input HDMI\*-capable receiver.

The Register Tables section of this document provides detailed register tables for the ADV7611 register maps. The Signal Documentation section provides detailed signal documentation for each register.

#### **LEGAL TERMS AND CONDITIONS**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Information contained within this document is subject to change without notice. Software or hardware provided by Analog Devices may not be disassembled, decompiled or reverse engineered. Analog Devices' standard terms and conditions for products purchased from Analog Devices can be found at:

http://www.analog.com/en/content/analog\_devices\_terms\_and\_conditions/fca.html.

## 1 REGISTER TABLES

#### 1.1 IO

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x08	VIDEO STANDARD	rw	-	-	VID_STD[5]	VID_STD[4]	VID_STD[3]	VID_STD[2]	VID_STD[1]	VID_STD[0]
0x01	0x06	PRIMARY MODE	rw	=	V_FREQ[2]	V_FREQ[1]	V_FREQ[0]	PRIM_MODE[3]	PRIM_MODE[2]	PRIM_MODE[1]	PRIM_MODE[0]
0x02	0xF0	IO_REG_02	rw	INP_COLOR_SPAC E[3]	INP_COLOR_SPAC E[2]	INP_COLOR_SPAC E[1]	INP_COLOR_SPAC E[0]	ALT_GAMMA	OP_656_RANGE	RGB_OUT	ALT_DATA_SAT
0x03	0x00	IO REG 03	rw	OP_FORMAT_SEL[	OP_FORMAT_SEL[	OP_FORMAT_SEL[	OP_FORMAT_SEL[	OP_FORMAT_SEL[	OP_FORMAT_SEL[	OP_FORMAT_SEL[	OP_FORMAT_SEL[
	0,100	10_1120_03	. * *	7]	6]	5]	4]	3]	2]	1]	0]
0x04	0x62	IO_REG_04	rw	OP_CH_SEL[2]	OP_CH_SEL[1]	OP_CH_SEL[0]	-	-	XTAL_FREQ_SEL[1 ]	XTAL_FREQ_SEL[0 ]	-
0x05	0x2C	IO_REG_05	rw	-	-	-	F_OUT_SEL	DATA_BLANK_EN	AVCODE_INSERT_ EN	REPL_AV_CODE	OP_SWAP_CB_CR
0x06	0xA0	IO_REG_06	rw	VS_OUT_SEL	-	-	-	INV_F_POL	INV_VS_POL	INV_HS_POL	INV_LLC_POL
0x0B	0x44		rw	-	-	-	-	-	-	CORE_PDN	XTAL_PDN
0x0C	0x62	IO_REG_0C	rw	-	-	POWER_DOWN	-	PWR_SAVE_MODE	CP_PWRDN	-	PADS_PDN
0x12	0x00	IO_REG_12	r	-	-	-	CP_STDI_INTERLA CED	CP_INTERLACED	CP_PROG_PARM_ FOR_INT	CP_FORCE_INTERL ACED	-
0x14	0x6A	IO_REG_14	rw	=	=	DR_STR[1]	DR_STR[0]	DR_STR_CLK[1]	DR_STR_CLK[0]	DR_STR_SYNC[1]	DR_STR_SYNC[0]
0x15	0xBE	IO_REG_15	rw	=	-	-	TRI_AUDIO	TRI_SYNCS	TRI_LLC	TRI_PIX	-
0x19	0x00	LLC_DLL	rw	LLC_DLL_EN	LLC DLL DOUBLE	-	LLC_DLL_PHASE[4	LLC_DLL_PHASE[3	LLC_DLL_PHASE[2 ]	LLC_DLL_PHASE[1 ]	LLC_DLL_PHASE[0
0x1B	0x00	ALSB CONTROL	rw	-	-	-	-	-	-	-	SAMPLE_ALSB
0x20	0xF0	HPA_REG1	rw	HPA_MAN_VALUE _A	-	-	-	HPA_TRISTATE_A	-	-	-
0x21	0x00	HPA_REG2	r	-	-	-	-	HPA_STATUS_POR T_A	-	-	-
0x33	0x00	IO_REG_33	rw	1	LLC_DLL_MUX	ī	-	-	-	1	-
0x3F	0x00	INT STATUS	r	-	-	-	-	-	-	INTRQ_RAW	INTRQ2_RAW
0x40	0x20	INT1_CONFIGURA TION	rw	INTRQ_DUR_SEL[1 ]	INTRQ_DUR_SEL[0 ]	-	STORE_UNMASKE D_IRQS	EN_UMASK_RAW_ INTRQ	MPU_STIM_INTRQ	INTRQ_OP_SEL[1]	INTRQ_OP_SEL[0]
0x41	0x30	INT2_CONFIGURA TION	rw	INTRQ2_DUR_SEL[ 1]	INTRQ2_DUR_SEL[ 0]	CP_LOCK_UNLOC K_EDGE_SEL	STDI_DATA_VALID _EDGE_SEL	EN_UMASK_RAW_ INTRQ2	INT2_POL	INTRQ2_MUX_SEL [1]	INTRQ2_MUX_SEL [0]
0x42	0x00	RAW_STATUS_1	r	-	-	-	STDI_DATA_VALID _RAW	CP_UNLOCK_RAW	CP_LOCK_RAW	-	-
0x43	0x00	INTERRUPT_STATU S_1	r	-	-	-	STDI_DATA_VALID _ST	CP_UNLOCK_ST	CP_LOCK_ST	-	-
0x44	0x00	INTERRUPT_CLEAR _1	sc	-	-	-	STDI_DATA_VALID _CLR	CP_UNLOCK_CLR	CP_LOCK_CLR	-	-
0x45	0x00	INTERRUPT2_MAS KB_1	rw	-	-	-	STDI_DATA_VALID _MB2	CP_UNLOCK_MB2	CP_LOCK_MB2	-	-

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x46	0x00	INTERRUPT_MASK B_1	rw	-	-	-	STDI_DATA_VALID _MB1	CP_UNLOCK_MB1	CP_LOCK_MB1	-	-
0x47	0x00	RAW_STATUS_2	r	MPU_STIM_INTRQ _RAW	-	-	-	-	-	-	-
0x48	0x00	INTERRUPT_STATU S_2	r	MPU_STIM_INTRQ _ST	-	-	-	-	-	-	-
0x49	0x00	INTERRUPT_CLEAR _2	sc	MPU_STIM_INTRQ _CLR	-	-	-	-	-	-	-
0x4A	0x00	INTERRUPT2_MAS KB_2	rw	MPU_STIM_INTRQ _MB2	-	-	-	-	-	-	-
0x4B	0x00	INTERRUPT_MASK B_2	rw	MPU_STIM_INTRQ _MB1	-	-	-	-	-	-	-
0x5B	0x00	RAW_STATUS_6	r	-	-	-	-	CP_LOCK_CH1_RA W	CP_UNLOCK_CH1 _RAW	STDI_DVALID_CH1 _RAW	-
0x5C	0x00	INTERRUPT_STATU S_6	r	-	-	-	-	CP_LOCK_CH1_ST	CP_UNLOCK_CH1 _ST	STDI_DVALID_CH1 _ST	-
0x5D	0x00	INTERRUPT_CLEAR _6	sc	-	1	-	-	CP_LOCK_CH1_CL R	CP_UNLOCK_CH1 _CLR	STDI_DVALID_CH1 _CLR	-
0x5E	0x00	INTERRUPT2_MAS KB_6	rw	-	-	-	-	CP_LOCK_CH1_M B2	CP_UNLOCK_CH1 _MB2	STDI_DVALID_CH1 _MB2	-
0x5F	0x00	INTERRUPT_MASK B_6	rw	-	-	-	-	CP_LOCK_CH1_M B1	CP_UNLOCK_CH1 _MB1	STDI_DVALID_CH1 _MB1	-
0x60	0x00	HDMI LVL RAW STATUS 1	r	ISRC2_PCKT_RAW	ISRC1_PCKT_RAW	ACP_PCKT_RAW	VS_INFO_RAW	MS_INFO_RAW	SPD_INFO_RAW	AUDIO_INFO_RA W	AVI_INFO_RAW
0x61	0x00	HDMI LVL INT STATUS 1	r	ISRC2_PCKT_ST	ISRC1_PCKT_ST	ACP_PCKT_ST	VS_INFO_ST	MS_INFO_ST	SPD_INFO_ST	AUDIO_INFO_ST	AVI_INFO_ST
0x62	0x00	HDMI LVL INT CLR 1	sc	ISRC2_PCKT_CLR	ISRC1_PCKT_CLR	ACP_PCKT_CLR	VS_INFO_CLR	MS_INFO_CLR	SPD_INFO_CLR	AUDIO_INFO_CLR	AVI_INFO_CLR
0x63	0x00	HDMI LVL INT2 MASKB 1	rw	ISRC2_PCKT_MB2	ISRC1_PCKT_MB2	ACP_PCKT_MB2	VS_INFO_MB2	MS_INFO_MB2	SPD_INFO_MB2	AUDIO_INFO_MB2	AVI_INFO_MB2
0x64	0x00	HDMI LVL INT MASKB 1	rw	ISRC2_PCKT_MB1	ISRC1_PCKT_MB1	ACP_PCKT_MB1	VS_INFO_MB1	MS_INFO_MB1	SPD_INFO_MB1	AUDIO_INFO_MB1	AVI_INFO_MB1
0x65	0x00	HDMI LVL RAW STATUS 2	r	CS_DATA_VALID_ RAW	INTERNAL_MUTE_ RAW	AV_MUTE_RAW	AUDIO_CH_MD_R AW	HDMI_MODE_RA W	GEN_CTL_PCKT_R AW	AUDIO_C_PCKT_R AW	GAMUT_MDATA_R AW
0x66	0x00	HDMI LVL INT STATUS 2	r	CS_DATA_VALID_S T	INTERNAL_MUTE_ ST	AV_MUTE_ST	AUDIO_CH_MD_S T	HDMI_MODE_ST	GEN_CTL_PCKT_S T	AUDIO_C_PCKT_S T	GAMUT_MDATA_S T
0x67	0x00	HDMI LVL INT CLR 2	sc	CS_DATA_VALID_ CLR	INTERNAL_MUTE_ CLR	AV_MUTE_CLR	AUDIO_CH_MD_C LR	HDMI_MODE_CLR	GEN_CTL_PCKT_C LR	AUDIO_C_PCKT_C LR	GAMUT_MDATA_ CLR
0x68	0x00	HDMI LVL INT2 MASKB 2	rw	CS_DATA_VALID_ MB2	INTERNAL_MUTE_ MB2	AV_MUTE_MB2	AUDIO_CH_MD_ MB2	HDMI_MODE_MB 2	GEN_CTL_PCKT_ MB2	AUDIO_C_PCKT_ MB2	GAMUT_MDATA_ MB2
0x69	0x00	HDMI LVL INT MASKB 2	rw	CS_DATA_VALID_ MB1	INTERNAL_MUTE_ MB1	AV_MUTE_MB1	AUDIO_CH_MD_ MB1	HDMI_MODE_MB 1	GEN_CTL_PCKT_ MB1	AUDIO_C_PCKT_ MB1	GAMUT_MDATA_ MB1
0x6A	0x00	HDMI LVL RAW STATUS 3	r	-	TMDSPLL_LCK_A_ RAW	-	TMDS_CLK_A_RA W	-	VIDEO_3D_RAW	V_LOCKED_RAW	DE_REGEN_LCK_R AW

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x6B	0x00	HDMI LVL INT STATUS 3	r	-	TMDSPLL_LCK_A_ ST	-	TMDS_CLK_A_ST	-	VIDEO_3D_ST	V_LOCKED_ST	DE_REGEN_LCK_S T
0x6C	0x00	HDMI LVL INT CLR 3	sc	-	TMDSPLL_LCK_A_ CLR	-	TMDS_CLK_A_CLR	-	VIDEO_3D_CLR	V_LOCKED_CLR	DE_REGEN_LCK_C LR
0x6D	0x00	HDMI LVL INT2 MASKB 3	rw	-	TMDSPLL_LCK_A_ MB2	-	TMDS_CLK_A_MB 2	-	VIDEO_3D_MB2	V_LOCKED_MB2	DE_REGEN_LCK_ MB2
0x6E	0x00	HDMI LVL INT MASKB 3	rw	-	TMDSPLL_LCK_A_ MB1	-	TMDS_CLK_A_MB 1	-	VIDEO_3D_MB1	V_LOCKED_MB1	DE_REGEN_LCK_ MB1
0x6F	0x00	HDMI LVL RAW STATUS 4	r	-	-	-	-	-	HDMI_ENCRPT_A_ RAW	-	CABLE_DET_A_RA W
0x70	0x00	HDMI LVL INT STATUS 4	r	-	-	-	-	-	HDMI_ENCRPT_A_ ST	-	CABLE_DET_A_ST
0x71	0x00	HDMI LVL INT CLR 4	sc	-	-	-	-	-	HDMI_ENCRPT_A_ CLR	-	CABLE_DET_A_CL R
0x72	0x00	HDMI LVL INT2 MASKB 4	rw	-	-	-	-	-	HDMI_ENCRPT_A_ MB2	-	CABLE_DET_A_M B2
0x73	0x00	HDMI LVL INT MASKB 4	rw	-	-	-	-	-	HDMI_ENCRPT_A_ MB1	-	CABLE_DET_A_M B1
0x79	0x00	HDMI EDG RAW STATUS 1	r	NEW_ISRC2_PCKT _RAW	NEW_ISRC1_PCKT _RAW	NEW_ACP_PCKT_ RAW	NEW_VS_INFO_RA W	NEW_MS_INFO_R AW	NEW_SPD_INFO_ RAW	NEW_AUDIO_INF O_RAW	NEW_AVI_INFO_R AW
0x7A	0x00	HDMI EDG INT STATUS 1	r	NEW_ISRC2_PCKT _ST	NEW_ISRC1_PCKT _ST	NEW_ACP_PCKT_ ST	NEW_VS_INFO_ST	NEW_MS_INFO_S T	NEW_SPD_INFO_S T	NEW_AUDIO_INF O_ST	NEW_AVI_INFO_S T
0x7B	0x00	HDMI EDG INT CLR 1	sc	NEW_ISRC2_PCKT _CLR	NEW_ISRC1_PCKT _CLR	NEW_ACP_PCKT_ CLR	NEW_VS_INFO_CL R	NEW_MS_INFO_C LR	NEW_SPD_INFO_ CLR	NEW_AUDIO_INF O_CLR	NEW_AVI_INFO_C LR
0x7C	0x00	HDMI EDG INT2 MASKB 1	rw	NEW_ISRC2_PCKT _MB2	NEW_ISRC1_PCKT _MB2	NEW_ACP_PCKT_ MB2	NEW_VS_INFO_M B2	NEW_MS_INFO_M B2	NEW_SPD_INFO_ MB2	NEW_AUDIO_INF O_MB2	NEW_AVI_INFO_M B2
0x7D	0x00	HDMI EDG INT MASKB 1	rw	NEW_ISRC2_PCKT _MB1	NEW_ISRC1_PCKT _MB1	NEW_ACP_PCKT_ MB1	NEW_VS_INFO_M B1	NEW_MS_INFO_M B1	NEW_SPD_INFO_ MB1	NEW_AUDIO_INF O_MB1	NEW_AVI_INFO_M B1
0x7E	0x00	HDMI EDG RAW STATUS 2	r	FIFO_NEAR_OVFL _RAW	FIFO_UNDERFLO_ RAW	FIFO_OVERFLO_R AW	CTS_PASS_THRSH _RAW	CHANGE_N_RAW	PACKET_ERROR_R AW	AUDIO_PCKT_ERR _RAW	NEW_GAMUT_MD ATA_RAW
0x7F	0x00	HDMI EDG INT STATUS 2	r	FIFO_NEAR_OVFL _ST	FIFO_UNDERFLO_ ST	FIFO_OVERFLO_ST	CTS_PASS_THRSH _ST	CHANGE_N_ST	PACKET_ERROR_S T	AUDIO_PCKT_ERR _ST	NEW_GAMUT_MD ATA_ST
0x80	0x00	HDMI EDG INT CLR 2	sc	FIFO_NEAR_OVFL _CLR	FIFO_UNDERFLO_ CLR	FIFO_OVERFLO_C LR	CTS_PASS_THRSH _CLR	CHANGE_N_CLR	PACKET_ERROR_C LR	AUDIO_PCKT_ERR _CLR	NEW_GAMUT_MD ATA_CLR
0x81	0x00	HDMI EDG INT2 MASKB 2	rw	FIFO_NEAR_OVFL _MB2	FIFO_UNDERFLO_ MB2	FIFO_OVERFLO_M B2	CTS_PASS_THRSH _MB2	CHANGE_N_MB2	PACKET_ERROR_M B2	AUDIO_PCKT_ERR _MB2	NEW_GAMUT_MD ATA_MB2
0x82	0x00	HDMI EDG INT MASKB 2	rw	FIFO_NEAR_OVFL _MB1	FIFO_UNDERFLO_ MB1	FIFO_OVERFLO_M B1	CTS_PASS_THRSH _MB1	CHANGE_N_MB1	PACKET_ERROR_M B1	AUDIO_PCKT_ERR _MB1	NEW_GAMUT_MD ATA_MB1
0x83	0x00	HDMI EDG RAW STATUS 3	r	DEEP_COLOR_CH NG_RAW	VCLK_CHNG_RAW	AUDIO_MODE_CH NG_RAW	PARITY_ERROR_R AW	NEW_SAMP_RT_R AW	AUDIO_FLT_LINE_ RAW	NEW_TMDS_FRQ_ RAW	FIFO_NEAR_UFLO _RAW
0x84	0x00	HDMI EDG STATUS 3	r	DEEP_COLOR_CH NG_ST	VCLK_CHNG_ST	AUDIO_MODE_CH NG_ST	PARITY_ERROR_ST	NEW_SAMP_RT_S T	AUDIO_FLT_LINE_ ST	NEW_TMDS_FRQ_ ST	FIFO_NEAR_UFLO _ST
0x85	0x00	HDMI EDG INT CLR 3	sc	DEEP_COLOR_CH NG_CLR	VCLK_CHNG_CLR	AUDIO_MODE_CH NG_CLR	PARITY_ERROR_CL R	NEW_SAMP_RT_C LR	AUDIO_FLT_LINE_ CLR	NEW_TMDS_FRQ_ CLR	FIFO_NEAR_UFLO _CLR

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
		HDMI EDG INT2		DEEP_COLOR_CH		AUDIO_MODE_CH	PARITY_ERROR_M	NEW_SAMP_RT_M	AUDIO_FLT_LINE_	NEW_TMDS_FRQ_	FIFO_NEAR_UFLO
0x86	0x00	MASKB 3	rw	NG_MB2	VCLK_CHNG_MB2	NG_MB2	B2	B2	MB2	MB2	MB2
		HDMI EDG INT		DEEP_COLOR_CH	VCIV CINIC 1454	AUDIO_MODE_CH	PARITY_ERROR_M	NEW_SAMP_RT_M	AUDIO_FLT_LINE_	NEW_TMDS_FRQ_	FIFO_NEAR_UFLO
0x87	0x00	MASKB 3	rw	NG_MB1	VCLK_CHNG_MB1	NG_MB1	B1	B1	MB1	MB1	_MB1
0.00	0.00	HDMI EDG RAW		MS_INF_CKS_ERR	SPD_INF_CKS_ERR	AUD_INF_CKS_ER	AVI_INF_CKS_ERR		RI_EXPIRED_A_RA		AKSV_UPDATE_A_
0x88	0x00	STATUS 4	r	_RAW	_RAW	R_RAW	_RAW	-	W	-	RAW
0x89	0x00	HDMI EDG STATUS	,	MS_INF_CKS_ERR	SPD_INF_CKS_ERR	AUD_INF_CKS_ER	AVI_INF_CKS_ERR		RI_EXPIRED_A_ST		AKSV_UPDATE_A_
0x69	UXUU	4	ı	_ST	_ST	R_ST	_ST	-		-	ST
0x8A	0x00	HDMI EDG INT CLR	sc	MS_INF_CKS_ERR	SPD_INF_CKS_ERR	AUD_INF_CKS_ER	AVI_INF_CKS_ERR	_	RI_EXPIRED_A_CL	_	AKSV_UPDATE_A_
0,0,0	0,000	4	30	_CLR	_CLR	R_CLR	_CLR	_	R	_	CLR
0x8B	0x00	HDMI EDG INT2	rw	MS_INF_CKS_ERR	SPD_INF_CKS_ERR	AUD_INF_CKS_ER	AVI_INF_CKS_ERR	_	RI_EXPIRED_A_MB	_	AKSV_UPDATE_A_
	OXOO	MASKB 4	1 00	_MB2	_MB2	R_MB2	_MB2		2		MB2
0x8C	0x00	HDMI EDG INT	rw	MS_INF_CKS_ERR	SPD_INF_CKS_ERR	AUD_INF_CKS_ER	AVI_INF_CKS_ERR	_	RI_EXPIRED_A_MB	_	AKSV_UPDATE_A_
	one.	MASKB 4		_MB1	_MB1	R_MB1	_MB1		1		MB1
0x8D	0x00	HDMI EDG RAW	r	-	_	-	-	_	-	-	VS_INF_CKS_ERR_
	OXOO	STATUS 5	·								RAW
0x8E	0x00	HDMI EDG STATUS	r	-	-	-	-	=	-	-	VS_INF_CKS_ERR_
		5									ST ST
0x8F	0x00	HDMI EDG INT CLR	sc	-	-	-	-	-	-	-	VS_INF_CKS_ERR_
		5									CLR
0x90	0x00	HDMI EDG INT2	rw	-	-	-	-	-	-	-	VS_INF_CKS_ERR_
		MASKB 5 HDMI EDG INT									MB2 VS_INF_CKS_ERR_
0x91	0x00	MASKB 5	rw	-	-	-	-	=	-	-	MB1
-		CEC_STATUS1_RA				CEC_RX_RDY2_RA	CEC_RX_RDY1_RA	CEC_RX_RDY0_RA	CEC_TX_RETRY_TI	CEC_TX_ARBITRAT	CEC_TX_READY_R
0x92	0x00	W	r	-	-	W	W CLC_RX_RDT1_RA	W	MEOUT RAW	ION LOST RAW	AW
		CEC_STATUS1_INT							CEC_TX_RETRY_TI	CEC_TX_ARBITRAT	CEC_TX_READY_S
0x93	0x00	STATUS	r	=	-	CEC_RX_RDY2_ST	CEC_RX_RDY1_ST	CEC_RX_RDY0_ST	MEOUT_ST	ION_LOST_ST	T
		CEC_STATUS1_INT				CEC_RX_RDY2_CL	CEC_RX_RDY1_CL	CEC_RX_RDY0_CL	CEC_TX_RETRY_TI	CEC TX ARBITRAT	CEC_TX_READY_C
0x94	0x00	CLEAR	sc	-	-	R	R	R	MEOUT_CLR	ION_LOST_CLR	LR
		CEC_STATUS1_INT				CEC_RX_RDY2_M	CEC_RX_RDY1_M	CEC_RX_RDY0_M	CEC TX RETRY TI	CEC_TX_ARBITRAT	CEC_TX_READY_
0x95	0x00	2 MASKB	rw	-	-	B2	B2	B2	MEOUT MB2	ION LOST MB2	MB2
	0.00	CEC_STATUS1_INT				CEC_RX_RDY2_M	CEC_RX_RDY1_M	CEC_RX_RDY0_M	CEC_TX_RETRY_TI	CEC_TX_ARBITRAT	CEC_TX_READY_
0x96	0x00	1_MASKB	rw	-	-	B1	B1	B1	MEOUT_MB1	ION_LOST_MB1	MB1
0.07	0.00	CEC_RAW_STATUS		CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_
0x97	0x00	2	r	BYTE[7]	BYTE[6]	BYTE[5]	BYTE[4]	BYTE[3]	BYTE[2]	BYTE[1]	BYTE[0]
0,,00	0x00	CEC_INTERRUPT_S		CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_
0x98	UXUU	TATUS2	r	BYTE_ST[7]	BYTE_ST[6]	BYTE_ST[5]	BYTE_ST[4]	BYTE_ST[3]	BYTE_ST[2]	BYTE_ST[1]	BYTE_ST[0]
0x99	0x00	CEC_INTERRUPT_	sc	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_
<u> </u>	0,000	CLEAR2	SC	BYTE_CLR[7]	BYTE_CLR[6]	BYTE_CLR[5]	BYTE_CLR[4]	BYTE_CLR[3]	BYTE_CLR[2]	BYTE_CLR[1]	BYTE_CLR[0]
0x9A	0x00	CEC_INTERRUPT2_	rw	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_
	0,00	MASKB	1 44	BYTE_MB2[7]	BYTE_MB2[6]	BYTE_MB2[5]	BYTE_MB2[4]	BYTE_MB2[3]	BYTE_MB2[2]	BYTE_MB2[1]	BYTE_MB2[0]
0x9B	0x00	CEC_INTERRUPT_	rw	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_	CEC_INTERRUPT_
		MASKB		BYTE_MB1[7]	BYTE_MB1[6]	BYTE_MB1[5]	BYTE_MB1[4]	BYTE_MB1[3]	BYTE_MB1[2]	BYTE_MB1[1]	BYTE_MB1[0]
0xD6	0x00	IO_REG_D6	rw	=	-	=	=	=	=	-	PIN_CHECKER_EN

		DECICEED MANAGE		_		_	_	_			
ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xD7	0x00	IO REG D7	rw	PIN_CHECKER_VA							
ONDI	OXOO	IO_NEG_D/	1 00	L[7]	L[6]	L[5]	L[4]	L[3]	L[2]	L[1]	L[0]
0xDD	0x00		rw	MAN_OP_CLK_SE	MAN_OP_CLK_SE	MAN_OP_CLK_SE	MAN_OP_CLK_SE				
UXDD	0,000		IVV	L_EN	L[2]	L[1]	L[0]	-	-	-	-
0xEA	0x00		r	RD_INFO[15]	RD_INFO[14]	RD_INFO[13]	RD_INFO[12]	RD_INFO[11]	RD_INFO[10]	RD_INFO[9]	RD_INFO[8]
0xEB	0x00		r	RD_INFO[7]	RD_INFO[6]	RD_INFO[5]	RD_INFO[4]	RD_INFO[3]	RD_INFO[2]	RD_INFO[1]	RD_INFO[0]
0xF4	0x00	CEC SLAVE	rw	CEC_SLAVE_ADDR							
UXF <del>4</del>	UXUU	ADDRESS	IVV	[6]	[5]	[4]	[3]	[2]	[1]	[0]	-
0xF5	0x00	INFOFRAME SLAVE	rw	INFOFRAME_SLAV							
UXF3	UXUU	ADDRESS	IVV	E_ADDR[6]	E_ADDR[5]	E_ADDR[4]	E_ADDR[3]	E_ADDR[2]	E_ADDR[1]	E_ADDR[0]	
0xF9	0x00	KSV SLAVE	<b>214</b>	KSV_SLAVE_ADDR							
UXF9	UXUU	ADDRESS	rw	[6]	[5]	[4]	[3]	[2]	[1]	[0]	-
0xFA	0x00	EDID SLAVE	rw	EDID_SLAVE_ADD							
UXFA	UXUU	ADDRESS	IVV	R[6]	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	
0xFB	0x00	HDMI SLAVE		HDMI_SLAVE_AD							
UXFD	UXUU	ADDRESS	rw	DR[6]	DR[5]	DR[4]	DR[3]	DR[2]	DR[1]	DR[0]	-
0xFD	0x00	CP SLAVE	F147	CP_SLAVE_ADDR[							
UXFD	UXUU	ADDRESS	rw	6]	5]	4]	3]	2]	1]	0]	-
0xFF	0x00	IO_REG_FF	sc	MAIN_RESET	=	-	-	=	=	=	-

DPLL Register Map

#### 1.2 DPLL

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xA0	0x00	AUDIO MISC	rw	-	-	-	-	CLK_DIVIDE_RATI O[3]	CLK_DIVIDE_RATI O[2]	CLK_DIVIDE_RATI O[1]	CLK_DIVIDE_RATI O[0]
0xB5	0x01	MCLK FS	rw	-	-	=	-	-	MCLK_FS_N[2]	MCLK_FS_N[1]	MCLK_FS_N[0]

#### **1.3** HDMI

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x00	HDMI_REGISTER_0 0H	rw	HDCP_A0	-	-	-	-	HDMI_PORT_SELE CT[2]	HDMI_PORT_SELE CT[1]	HDMI_PORT_SELE CT[0]
0x01	0x00	HDMI_REGISTER_0 1H	rw	-	-	-	MUX_DSD_OUT	OVR_AUTO_MUX_ DSD_OUT	OVR_MUX_HBR	MUX_HBR_OUT	TERM_AUTO
0x03	0x18	HDMI REGISTER_03H	rw	DIS 12S ZERO CP MPR	I2SOUTMODE[1]	I2SOUTMODE[0]	I2SBITWIDTH[4]	I2SBITWIDTH[3]	I2SBITWIDTH[2]	I2SBITWIDTH[1]	I2SBITWIDTH[0]
0x04	0x00	HDMI REGISTER_04H	r	-	AV_MUTE	HDCP_KEYS_READ	HDCP_KEY_ERRO R	HDCP_RI_EXPIRED	-	TMDS_PLL_LOCKE D	AUDIO_PLL_LOCK ED
0x05	0x00	HDMI_REGISTER_0 5H	r	HDMI_MODE	HDMI_CONTENT_ ENCRYPTED	DVI_HSYNC_POLA RITY	DVI_VSYNC_POLA RITY	HDMI_PIXEL_REPE TITION[3]	HDMI_PIXEL_REPE TITION[2]	HDMI_PIXEL_REPE TITION[1]	HDMI_PIXEL_REPE TITION[0]
0x07	0x00	LINE WIDTH_1	r	VERT_FILTER_LOC KED	AUDIO_CHANNEL _MODE	DE_REGEN_FILTER _LOCKED	LINE_WIDTH[12]	LINE_WIDTH[11]	LINE_WIDTH[10]	LINE_WIDTH[9]	LINE_WIDTH[8]
0x08	0x00	LINE WIDTH_2	r	LINE_WIDTH[7]	LINE_WIDTH[6]	LINE_WIDTH[5]	LINE_WIDTH[4]	LINE_WIDTH[3]	LINE_WIDTH[2]	LINE_WIDTH[1]	LINE_WIDTH[0]
0x09	0x00	FIELDO HEIGHT_1	r	-	-	-	FIELD0_HEIGHT[1 2]	FIELD0_HEIGHT[1 1]	FIELDO_HEIGHT[1 0]	FIELDO_HEIGHT[9]	FIELD0_HEIGHT[8]
0x0A	0x00	FIELD0 HEIGHT_2	r	FIELD0_HEIGHT[7]	FIELD0_HEIGHT[6]	FIELD0_HEIGHT[5]	FIELD0_HEIGHT[4]	FIELD0_HEIGHT[3]	FIELD0_HEIGHT[2]	FIELD0_HEIGHT[1]	FIELDO_HEIGHT[0]
0x0B	0x00	FIELD1 HEIGHT_1	r	DEEP_COLOR_MO DE[1]	DEEP_COLOR_MO DE[0]	HDMI_INTERLACE D	FIELD1_HEIGHT[1 2]	FIELD1_HEIGHT[1 1]	FIELD1_HEIGHT[1 0]	FIELD1_HEIGHT[9]	FIELD1_HEIGHT[8]
0x0C	0x00	FIELD1 HEIGHT_2	r	FIELD1_HEIGHT[7]	FIELD1_HEIGHT[6]	FIELD1_HEIGHT[5]	FIELD1_HEIGHT[4]	FIELD1_HEIGHT[3]	FIELD1_HEIGHT[2]	FIELD1_HEIGHT[1]	FIELD1_HEIGHT[0]
0x0D	0x04	HDMI_REGISTER_0 DH	rw	-	-	-	-	FREQTOLERANCE[ 3]	FREQTOLERANCE[ 2]	FREQTOLERANCE[ 1]	FREQTOLERANCE[ 0]
0x0F	0x1F	AUDIO MUTE SPEED	rw	MAN_AUDIO_DL_ BYPASS	AUDIO_DELAY_LI NE_BYPASS	-	AUDIO_MUTE_SPE ED[4]	AUDIO_MUTE_SPE ED[3]	AUDIO_MUTE_SPE ED[2]	AUDIO_MUTE_SPE ED[1]	AUDIO_MUTE_SPE ED[0]
0x10	0x25	HDMI_REGISTER_1 0H	rw	-	-	CTS_CHANGE_TH RESHOLD[5]	CTS_CHANGE_TH RESHOLD[4]	CTS_CHANGE_TH RESHOLD[3]	CTS_CHANGE_TH RESHOLD[2]	CTS_CHANGE_TH RESHOLD[1]	CTS_CHANGE_TH RESHOLD[0]
0x11	0x7D	AUDIO FIFO ALMOST FULL THRESHOLD	rw	-	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[6]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[5]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[4]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[3]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[2]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[1]	AUDIO_FIFO_ALM OST_FULL_THRES HOLD[0]
0x12	0x02	AUDIO FIFO ALMOST EMPTY THRESHOLD	rw	-	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[6]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[5]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[4]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[3]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[2]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[1]	AUDIO_FIFO_ALM OST_EMPTY_THRE SHOLD[0]
0x13	0x7F	AUDIO COAST MASK	rw	-	AC_MSK_VCLK_C HNG	AC_MSK_VPLL_U NLOCK	-	AC_MSK_NEW_CT S	AC_MSK_NEW_N	AC_MSK_CHNG_P ORT	AC_MSK_VCLK_D ET
0x14	0x3F	MUTE MASK 21_16	rw	-	-	MT_MSK_COMPRS _AUD	MT_MSK_AUD_M ODE_CHNG	-	-	MT_MSK_PARITY_ ERR	MT_MSK_VCLK_C HNG
0x15	0xFF	MUTE MASK 15_8	rw	MT_MSK_APLL_U NLOCK	MT_MSK_VPLL_U NLOCK	MT_MSK_ACR_NO T_DET	-	MT_MSK_FLATLIN E_DET	-	MT_MSK_FIFO_U NDERLFOW	MT_MSK_FIFO_OV ERFLOW
0x16	0xFF	MUTE MASK 7_0	rw	MT_MSK_AVMUTE	MT_MSK_NOT_HD MIMODE	MT_MSK_NEW_CT S	MT_MSK_NEW_N	MT_MSK_CHMOD E_CHNG	MT_MSK_APCKT_ ECC_ERR	MT_MSK_CHNG_P ORT	MT_MSK_VCLK_D ET
0x18	0x00	PACKETS DETECTED_2	r	-	-	-	-	HBR_AUDIO_PCKT _DET	DST_AUDIO_PCKT _DET	DSD_PACKET_DET	AUDIO_SAMPLE_P CKT_DET
0x19	0x00	PACKETS DETECTED_3	r	-	-	-	-	-	DST_DOUBLE	-	-

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x1A	0x80	MUTE_CTRL	rw	-	IGNORE_PARITY_E RR	-	MUTE_AUDIO	WAIT_UNMUTE[2]	WAIT_UNMUTE[1]	WAIT_UNMUTE[0]	NOT_AUTO_UNM UTE
0x1B	0x18	DEEPCOLOR_FIFO _DEBUG_1	rw	-	-	-	DCFIFO_RESET_O N_LOCK	DCFIFO_KILL_NOT _LOCKED	DCFIFO_KILL_DIS	-	-
0x1C	0x00	DEEPCOLOR_FIFO _DEBUG_2	r	-	-	-	-	DCFIFO_LOCKED	DCFIFO_LEVEL[2]	DCFIFO_LEVEL[1]	DCFIFO_LEVEL[0]
0x1D	0x00	REGISTER_1DH	rw	-	-	UP_CONVERSION_ MODE	-	-	-	-	-
0x1E	0x00	TOTAL_LINE_WIDT H_1	r	-	-	TOTAL_LINE_WIDT H[13]	TOTAL_LINE_WIDT H[12]	TOTAL_LINE_WIDT H[11]	TOTAL_LINE_WIDT H[10]	TOTAL_LINE_WIDT H[9]	TOTAL_LINE_WIDT H[8]
0x1F	0x00	TOTAL_LINE_WIDT H_2	r	TOTAL_LINE_WIDT H[7]	TOTAL_LINE_WIDT H[6]	TOTAL_LINE_WIDT H[5]	TOTAL_LINE_WIDT H[4]	TOTAL_LINE_WIDT H[3]	TOTAL_LINE_WIDT H[2]	TOTAL_LINE_WIDT H[1]	TOTAL_LINE_WIDT H[0]
0x20	0x00	HSYNC_FRONT_P ORCH_1	r	-	-	-	HSYNC_FRONT_P ORCH[12]	HSYNC_FRONT_P ORCH[11]	HSYNC_FRONT_P ORCH[10]	HSYNC_FRONT_P ORCH[9]	HSYNC_FRONT_P ORCH[8]
0x21	0x00	HSYNC_FRONT_P ORCH_2	r	HSYNC_FRONT_P ORCH[7]	HSYNC_FRONT_P ORCH[6]	HSYNC_FRONT_P ORCH[5]	HSYNC_FRONT_P ORCH[4]	HSYNC_FRONT_P ORCH[3]	HSYNC_FRONT_P ORCH[2]	HSYNC_FRONT_P ORCH[1]	HSYNC_FRONT_P ORCH[0]
0x22	0x00	HSYNC_PULSE_WI DTH_1	r	-	-	-	HSYNC_PULSE_WI DTH[12]	HSYNC_PULSE_WI DTH[11]	HSYNC_PULSE_WI DTH[10]	HSYNC_PULSE_WI DTH[9]	HSYNC_PULSE_WI DTH[8]
0x23	0x00	HSYNC_PULSE_WI DTH_2	r	HSYNC_PULSE_WI DTH[7]	HSYNC_PULSE_WI DTH[6]	HSYNC_PULSE_WI DTH[5]	HSYNC_PULSE_WI DTH[4]	HSYNC_PULSE_WI DTH[3]	HSYNC_PULSE_WI DTH[2]	HSYNC_PULSE_WI DTH[1]	HSYNC_PULSE_WI DTH[0]
0x24	0x00	HSYNC_BACK_PO RCH_1	r	-	-	-	HSYNC_BACK_PO RCH[12]	HSYNC_BACK_PO RCH[11]	HSYNC_BACK_PO RCH[10]	HSYNC_BACK_PO RCH[9]	HSYNC_BACK_PO RCH[8]
0x25	0x00	HSYNC_BACK_PO RCH_2	r	HSYNC_BACK_PO RCH[7]	HSYNC_BACK_PO RCH[6]	HSYNC_BACK_PO RCH[5]	HSYNC_BACK_PO RCH[4]	HSYNC_BACK_PO RCH[3]	HSYNC_BACK_PO RCH[2]	HSYNC_BACK_PO RCH[1]	HSYNC_BACK_PO RCH[0]
0x26	0x00	FIELDO_TOTAL_HE IGHT_1	r	-	-	FIELDO_TOTAL_HE IGHT[13]	FIELD0_TOTAL_HE IGHT[12]	FIELDO_TOTAL_HE IGHT[11]	FIELDO_TOTAL_HE IGHT[10]	FIELDO_TOTAL_HE IGHT[9]	FIELDO_TOTAL_HE IGHT[8]
0x27	0x00	FIELDO_TOTAL_HE IGHT_2	r	FIELD0_TOTAL_HE IGHT[7]	FIELDO_TOTAL_HE IGHT[6]	FIELDO_TOTAL_HE IGHT[5]	FIELDO_TOTAL_HE IGHT[4]	FIELDO_TOTAL_HE IGHT[3]	FIELD0_TOTAL_HE IGHT[2]	FIELDO_TOTAL_HE IGHT[1]	FIELDO_TOTAL_HE IGHT[0]
0x28	0x00	FIELD1_TOTAL_HE IGHT_1	r	-	-	FIELD1_TOTAL_HE IGHT[13]	FIELD1_TOTAL_HE IGHT[12]	FIELD1_TOTAL_HE IGHT[11]	FIELD1_TOTAL_HE IGHT[10]	FIELD1_TOTAL_HE IGHT[9]	FIELD1_TOTAL_HE IGHT[8]
0x29	0x00	FIELD1_TOTAL_HE IGHT_2	r	FIELD1_TOTAL_HE IGHT[7]	FIELD1_TOTAL_HE IGHT[6]	FIELD1_TOTAL_HE IGHT[5]	FIELD1_TOTAL_HE IGHT[4]	FIELD1_TOTAL_HE IGHT[3]	FIELD1_TOTAL_HE IGHT[2]	FIELD1_TOTAL_HE IGHT[1]	FIELD1_TOTAL_HE IGHT[0]
0x2A	0x00	FIELD0_VS_FRONT _PORCH_1	r	-	-	FIELDO_VS_FRONT _PORCH[13]	FIELDO_VS_FRONT _PORCH[12]	FIELDO_VS_FRONT _PORCH[11]	FIELDO_VS_FRONT _PORCH[10]	FIELD0_VS_FRONT _PORCH[9]	FIELDO_VS_FRONT _PORCH[8]
0x2B	0x00	FIELD0_VS_FRONT _PORCH_2	r	FIELD0_VS_FRONT _PORCH[7]	FIELD0_VS_FRONT _PORCH[6]	FIELDO_VS_FRONT _PORCH[5]	FIELDO_VS_FRONT _PORCH[4]	FIELDO_VS_FRONT _PORCH[3]	FIELDO_VS_FRONT _PORCH[2]	FIELD0_VS_FRONT _PORCH[1]	FIELDO_VS_FRONT _PORCH[0]
0x2C	0x00	FIELD1_VS_FRONT _PORCH_1	r	-	_, one(e)	FIELD1_VS_FRONT _PORCH[13]	FIELD1_VS_FRONT _PORCH[12]	FIELD1_VS_FRONT _PORCH[11]	FIELD1_VS_FRONT _PORCH[10]	FIELD1_VS_FRONT _PORCH[9]	FIELD1_VS_FRONT _PORCH[8]
0x2D	0x00	FIELD1_VS_FRONT _PORCH_2	r	FIELD1_VS_FRONT _PORCH[7]	FIELD1_VS_FRONT _PORCH[6]	FIELD1_VS_FRONT _PORCH[5]	FIELD1_VS_FRONT _PORCH[4]	FIELD1_VS_FRONT _PORCH[3]	FIELD1_VS_FRONT _PORCH[2]	FIELD1_VS_FRONT _PORCH[1]	FIELD1_VS_FRONT _PORCH[0]
0x2E	0x00	FIELDO_VS_PULSE WIDTH 1	r	i oneily1		FIELDO_VS_PULSE _WIDTH[13]	FIELDO_VS_PULSE _WIDTH[12]	FIELDO_VS_PULSE _WIDTH[11]	FIELDO_VS_PULSE _WIDTH[10]	FIELDO_VS_PULSE _WIDTH[9]	FIELDO_VS_PULSE _WIDTH[8]
0x2F	0x00	FIELDO_VS_PULSE _WIDTH_2	r	FIELDO_VS_PULSE _WIDTH[7]	FIELDO_VS_PULSE _WIDTH[6]	FIELDO_VS_PULSE _WIDTH[5]	FIELDO_VS_PULSE _WIDTH[4]	FIELDO_VS_PULSE _WIDTH[3]	FIELDO_VS_PULSE _WIDTH[2]	FIELDO_VS_PULSE _WIDTH[1]	FIELDO_VS_PULSE _WIDTH[0]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0.20	0.00	FIELD1_VS_PULSE	_			FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE
0x30	0x00	_WIDTH_1	r	-	-	_WIDTH[13]	_WIDTH[12]	_WIDTH[11]	_WIDTH[10]	_WIDTH[9]	_WIDTH[8]
0x31	0x00	FIELD1_VS_PULSE	r	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE	FIELD1_VS_PULSE
0,51	0,00	_WIDTH_2	'	_WIDTH[7]	_WIDTH[6]	_WIDTH[5]	_WIDTH[4]	_WIDTH[3]	_WIDTH[2]	_WIDTH[1]	_WIDTH[0]
0x32	0x00	FIELD0_VS_BACK_	r	-	_	FIELD0_VS_BACK_	FIELDO_VS_BACK_	FIELD0_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_
	0,100	PORCH_1	·			PORCH[13]	PORCH[12]	PORCH[11]	PORCH[10]	PORCH[9]	PORCH[8]
0x33	0x00	FIELDO_VS_BACK_	r	FIELDO_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_	FIELDO_VS_BACK_
		PORCH_2		PORCH[7]	PORCH[6]	PORCH[5]	PORCH[4]	PORCH[3]	PORCH[2]	PORCH[1]	PORCH[0]
0x34	0x00	FIELD1_VS_BACK_ PORCH_1	r	-	-	FIELD1_VS_BACK_	FIELD1_VS_BACK_	FIELD1_VS_BACK_	FIELD1_VS_BACK_	FIELD1_VS_BACK_	FIELD1_VS_BACK_
		FIELD1_VS_BACK_		FIELD1_VS_BACK_	FIELD1_VS_BACK_	PORCH[13] FIELD1_VS_BACK_	PORCH[12] FIELD1_VS_BACK_	PORCH[11] FIELD1_VS_BACK_	PORCH[10] FIELD1_VS_BACK_	PORCH[9] FIELD1_VS_BACK_	PORCH[8] FIELD1_VS_BACK_
0x35	0x00	PORCH 2	r	PORCH[7]	PORCH[6]	PORCH[5]	PORCH[4]	PORCH[3]	PORCH[2]	PORCH[1]	PORCH[0]
		CHANNEL STATUS		TONCT[7]	TONCHIO	TONCH[5]	T ONCH[4]	TORCH[5]	TONCTIE	TONCILLI	TONCHIO
0x36	0x00	DATA_1	r	CS_DATA[7]	CS_DATA[6]	CS_DATA[5]	CS_DATA[4]	CS_DATA[3]	CS_DATA[2]	CS_DATA[1]	CS_DATA[0]
		CHANNEL STATUS									
0x37	0x00	DATA_2	r	CS_DATA[15]	CS_DATA[14]	CS_DATA[13]	CS_DATA[12]	CS_DATA[11]	CS_DATA[10]	CS_DATA[9]	CS_DATA[8]
0.20	0.00	CHANNEL STATUS		CC DATA(22)	CC DATA(22)	CC DATA(24)	CC DATA(20)	CC DATA(10)	CC DATA(10)	CC DATA[17]	CC DATA(16)
0x38	0x00	DATA_3	r	CS_DATA[23]	CS_DATA[22]	CS_DATA[21]	CS_DATA[20]	CS_DATA[19]	CS_DATA[18]	CS_DATA[17]	CS_DATA[16]
0x39	0x00	CHANNEL STATUS	r	CS_DATA[31]	CS_DATA[30]	CS_DATA[29]	CS_DATA[28]	CS_DATA[27]	CS_DATA[26]	CS_DATA[25]	CS_DATA[24]
0x39	UXUU	DATA_4	ı	C3_DAIA[31]	C3_DATA[30]	C3_DAIA[29]	C3_DATA[20]	C3_DATA[27]	C3_DATA[20]	C3_DATA[25]	C3_DATA[24]
0x3A	0x00	CHANNEL STATUS	r	CS_DATA[39]	CS DATA[38]	CS_DATA[37]	CS_DATA[36]	CS DATA[35]	CS DATA[34]	CS DATA[33]	CS DATA[32]
	0,000	DATA_5		C3_D/(1/[33]	C3_D/(1/([30]	C3_D/(//(5/)		C3_D/(1/([55]	CS_D/ti/t[S1]	C3_D/(1/([33]	C5_D/(1/([52]
0x3C	0x02	REGISTER 3CH	rw	-	-	-	BYPASS_AUDIO_P	-	-	-	-
		_			OVERDIDE DEED	DEED COLOD MO	ASSTHRU				
0x40	0x00	REGISTER_40H	rw	-	OVERRIDE_DEEP_ COLOR_MODE	DEEP_COLOR_MO DE_USER[1]	DEEP_COLOR_MO DE_USER[0]	-	-	-	-
					COLOK_MODE	DE_USER[1]	DEREP_N_OVERRI				_
0x41	0x40	REGISTER_41H	rw	-	-	-	DE DERLE_N_OVERNI	DEREP_N[3]	DEREP_N[2]	DEREP_N[1]	DEREP_N[0]
-							DE .				ALWAYS_STORE_I
0x47	0x00	REGISTER_47H	rw	-	-	-	-	-	QZERO_ITC_DIS	QZERO_RGB_FULL	NF
0.40	0.00	DECICTED AGU			DIS_CABLE_DET_						
0x48	0x00	REGISTER_48H	rw	-	RST	-	-	-	-	-	RING OSC PDN
0x4C	0x40	REGISTER_4CH	rw	-	-	-	-	-	NEW_VS_PARAM	-	-
0x50	0x00	HDMI_REGISTER_5	rw	_	_	_	GAMUT IRQ NEX	_	_	CS_COPYRIGHT_M	CS_COPYRIGHT_V
		0	1 00		-	_	T_FIELD	_	-	ANUAL	ALUE
0x51	0x00		r	TMDSFREQ[8]	TMDSFREQ[7]	TMDSFREQ[6]	TMDSFREQ[5]	TMDSFREQ[4]	TMDSFREQ[3]	TMDSFREQ[2]	TMDSFREQ[1]
0x52	0x00		r	TMDSFREQ[0]	TMDSFREQ_FRAC[	TMDSFREQ_FRAC[	TMDSFREQ_FRAC[	TMDSFREQ_FRAC[	TMDSFREQ_FRAC[	TMDSFREQ_FRAC[	TMDSFREQ_FRAC[
			_		6]	5]	4]	3]	2]	1]	0]
0x53	0x00	HDMI_COLORSPA	r	-	-	-	-	HDMI_COLORSPA	HDMI_COLORSPA	HDMI_COLORSPA	HDMI_COLORSPA
		CE			FILT EV DET TIME	FILT_5V_DET_TIM	FILT CV DET TIME	CE[3]	CE[2]	CE[1]	CE[0] FILT_5V_DET_TIM
0x56	0x58	FILT_5V_DET_REG	rw	FILT_5V_DET_DIS	FILT_5V_DET_TIM ER[6]	ER[5]	FILT_5V_DET_TIM ER[4]	FILT_5V_DET_TIM ER[3]	FILT_5V_DET_TIM ER[2]	FILT_5V_DET_TIM ER[1]	ER[0]
-					EN[O]	[כ]חם	EN[4]	HDCP_REPT_EDID	DCFIFO_RECENTE	EN[I]	FORCE_N_UPDAT
0x5A	0x00	REGISTER_5A	sc	-	-	-	-	RESET	R	-	FORCE_IN_OPDAT
0x5B	0x00	CTS_N_1	r	CTS[19]	CTS[18]	CTS[17]	CTS[16]		CTS[14]	CTS[13]	CTS[12]
UXJD	UXUU	C12_IN_ I	ı	C13[13]	C13[10]	C13[17]	C13[10]	CID[ID]	C13[14]	CID[ID]	CID[12]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x5C	0x00	CTS_N_2	r	CTS[11]	CTS[10]	CTS[9]	CTS[8]	CTS[7]	CTS[6]	CTS[5]	CTS[4]
0x5D	0x00	CTS_N_3	r	CTS[3]	CTS[2]	CTS[1]	CTS[0]	N[19]	N[18]	N[17]	N[16]
0x5E	0x00	CTS_N_4	r	N[15]	N[14]	N[13]	N[12]	N[11]	N[10]	N[9]	N[8]
0x5F	0x00	CTS_N_5	r	N[7]	N[6]	N[5]	N[4]	N[3]	N[2]	N[1]	N[0]
0x6C	0xA2		rw	HPA_DELAY_SEL[3	HPA_DELAY_SEL[2	HPA_DELAY_SEL[1 ]	HPA_DELAY_SEL[0	HPA_OVR_TERM	HPA_AUTO_INT_E DID[1]	HPA_AUTO_INT_E DID[0]	HPA_MANUAL
0x6D	0x00		rw	I2S_TDM_MODE_ ENABLE	I2S_SPDIF_MAP_I NV	I2S_SPDIF_MAP_R OT[1]	I2S_SPDIF_MAP_R OT[0]	DSD_MAP_INV	DSD_MAP_ROT[2]	DSD_MAP_ROT[1]	DSD_MAP_ROT[0]
0x6E	0x04		rw	-	-	-	-	-	DST_MAP_ROT[2]	DST_MAP_ROT[1]	DST_MAP_ROT[0]
0x73	0x00	DDC PAD	rw	-	-	-	-	-	-	-	DDC_PWRDN
0x83	0xFF	HDMI_REGISTER_0 2H	rw	-	-	-	-	-	-	-	CLOCK_TERMA_DI SABLE
0x8C	0xA3	EQ DYNAMIC FREQ	rw	EQ_DYN_FREQ2[3 ]	EQ_DYN_FREQ2[2 ]	EQ_DYN_FREQ2[1 ]	EQ_DYN_FREQ2[0 ]	EQ_DYN_FREQ1[3	EQ_DYN_FREQ1[2 ]	EQ_DYN_FREQ1[1 ]	EQ_DYN_FREQ1[0 ]
0x8D	0x0B	EQ_DYN1_LF	rw	EQ_DYN1_LF[7]	EQ_DYN1_LF[6]	EQ_DYN1_LF[5]	EQ_DYN1_LF[4]	EQ_DYN1_LF[3]	EQ_DYN1_LF[2]	EQ_DYN1_LF[1]	EQ_DYN1_LF[0]
0x8E	0x20	EQ_DYN1_HF	rw	EQ_DYN1_HF[7]	EQ_DYN1_HF[6]	EQ_DYN1_HF[5]	EQ_DYN1_HF[4]	EQ_DYN1_HF[3]	EQ_DYN1_HF[2]	EQ_DYN1_HF[1]	EQ_DYN1_HF[0]
0x90	0x0B	EQ_DYN2_LF	rw	EQ_DYN2_LF[7]	EQ_DYN2_LF[6]	EQ_DYN2_LF[5]	EQ_DYN2_LF[4]	EQ_DYN2_LF[3]	EQ_DYN2_LF[2]	EQ_DYN2_LF[1]	EQ_DYN2_LF[0]
0x91	0x20	EQ_DYN2_HF	rw	EQ_DYN2_HF[7]	EQ_DYN2_HF[6]	EQ_DYN2_HF[5]	EQ_DYN2_HF[4]	EQ_DYN2_HF[3]	EQ_DYN2_HF[2]	EQ_DYN2_HF[1]	EQ_DYN2_HF[0]
0x93	0x0B	EQ_DYN3_LF	rw	EQ_DYN3_LF[7]	EQ_DYN3_LF[6]	EQ_DYN3_LF[5]	EQ_DYN3_LF[4]	EQ_DYN3_LF[3]	EQ_DYN3_LF[2]	EQ_DYN3_LF[1]	EQ_DYN3_LF[0]
0x94	0x20	EQ_DYN3_HF	rw	EQ_DYN3_HF[7]	EQ_DYN3_HF[6]	EQ_DYN3_HF[5]	EQ_DYN3_HF[4]	EQ_DYN3_HF[3]	EQ_DYN3_HF[2]	EQ_DYN3_HF[1]	EQ_DYN3_HF[0]
0x96	0x00	EQ DYNAMIC ENABLE	rw	-	-	-	-	-	-	-	EQ_DYN_EN

#### 1.4 REPEATER

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x00	BKSV_1	r	BKSV[7]	BKSV[6]	BKSV[5]	BKSV[4]	BKSV[3]	BKSV[2]	BKSV[1]	BKSV[0]
0x01	0x00	BKSV_2	r	BKSV[15]	BKSV[14]	BKSV[13]	BKSV[12]	BKSV[11]	BKSV[10]	BKSV[9]	BKSV[8]
0x02	0x00	BKSV_3	r	BKSV[23]	BKSV[22]	BKSV[21]	BKSV[20]	BKSV[19]	BKSV[18]	BKSV[17]	BKSV[16]
0x03	0x00	BKSV_4	r	BKSV[31]	BKSV[30]	BKSV[29]	BKSV[28]	BKSV[27]	BKSV[26]	BKSV[25]	BKSV[24]
0x04	0x00	BKSV_5	r	BKSV[39]	BKSV[38]	BKSV[37]	BKSV[36]	BKSV[35]	BKSV[34]	BKSV[33]	BKSV[32]
0x08	0x00	RI_1	r	RI[7]	RI[6]	RI[5]	RI[4]	RI[3]	RI[2]	RI[1]	RI[0]
0x09	0x00	RI_2	r	RI[15]	RI[14]	RI[13]	RI[12]	RI[11]	RI[10]	RI[9]	RI[8]
0x0A	0x00	PJ	r	PJ[7]	PJ[6]	PJ[5]	PJ[4]	PJ[3]	PJ[2]	PJ[1]	PJ[0]
0x10	0x00	AKSV_1	rw	AKSV[7]	AKSV[6]	AKSV[5]	AKSV[4]	AKSV[3]	AKSV[2]	AKSV[1]	AKSV[0]
0x11	0x00	AKSV_2	rw	AKSV[15]	AKSV[14]	AKSV[13]	AKSV[12]	AKSV[11]	AKSV[10]	AKSV[9]	AKSV[8]
0x12	0x00	AKSV_3	rw	AKSV[23]	AKSV[22]	AKSV[21]	AKSV[20]	AKSV[19]	AKSV[18]	AKSV[17]	AKSV[16]
0x13	0x00	AKSV_4	rw	AKSV[31]	AKSV[30]	AKSV[29]	AKSV[28]	AKSV[27]	AKSV[26]	AKSV[25]	AKSV[24]
0x14	0x00	AKSV_5	rw	AKSV[39]	AKSV[38]	AKSV[37]	AKSV[36]	AKSV[35]	AKSV[34]	AKSV[33]	AKSV[32]
0x15	0x00	AINFO	rw	AINFO[7]	AINFO[6]	AINFO[5]	AINFO[4]	AINFO[3]	AINFO[2]	AINFO[1]	AINFO[0]
0x18	0x00	AN_1	rw	AN[7]	AN[6]	AN[5]	AN[4]	AN[3]	AN[2]	AN[1]	AN[0]
0x19	0x00	AN_2	rw	AN[15]	AN[14]	AN[13]	AN[12]	AN[11]	AN[10]	AN[9]	AN[8]
0x1A	0x00	AN_3	rw	AN[23]	AN[22]	AN[21]	AN[20]	AN[19]	AN[18]	AN[17]	AN[16]
0x1B	0x00	AN_4	rw	AN[31]	AN[30]	AN[29]	AN[28]	AN[27]	AN[26]	AN[25]	AN[24]
0x1C	0x00	AN_5	rw	AN[39]	AN[38]	AN[37]	AN[36]	AN[35]	AN[34]	AN[33]	AN[32]
0x1D	0x00	AN_6	rw	AN[47]	AN[46]	AN[45]	AN[44]	AN[43]	AN[42]	AN[41]	AN[40]
0x1E	0x00	AN_7	rw	AN[55]	AN[54]	AN[53]	AN[52]	AN[51]	AN[50]	AN[49]	AN[48]
0x1F	0x00	AN_8	rw	AN[63]	AN[62]	AN[61]	AN[60]	AN[59]	AN[58]	AN[57]	AN[56]
0x20	0x00	SHA_A_1	rw	SHA_A[7]	SHA_A[6]	SHA_A[5]	SHA_A[4]	SHA_A[3]	SHA_A[2]	SHA_A[1]	SHA_A[0]
0x21	0x00	SHA_A_2	rw	SHA_A[15]	SHA_A[14]	SHA_A[13]	SHA_A[12]	SHA_A[11]	SHA_A[10]	SHA_A[9]	SHA_A[8]
0x22	0x00	SHA_A_3	rw	SHA_A[23]	SHA_A[22]	SHA_A[21]	SHA_A[20]	SHA_A[19]	SHA_A[18]	SHA_A[17]	SHA_A[16]
0x23	0x00	SHA_A_4	rw	SHA_A[31]	SHA_A[30]	SHA_A[29]	SHA_A[28]	SHA_A[27]	SHA_A[26]	SHA_A[25]	SHA_A[24]
0x40	0x83	BCAPS	rw	BCAPS[7]	BCAPS[6]	BCAPS[5]	BCAPS[4]	BCAPS[3]	BCAPS[2]	BCAPS[1]	BCAPS[0]
0x41	0x00	BSTATUS_1	rw	BSTATUS[7]	BSTATUS[6]	BSTATUS[5]	BSTATUS[4]	BSTATUS[3]	BSTATUS[2]	BSTATUS[1]	BSTATUS[0]
0x42	0x00	BSTATUS_2	rw	BSTATUS[15]	BSTATUS[14]	BSTATUS[13]	BSTATUS[12]	BSTATUS[11]	BSTATUS[10]	BSTATUS[9]	BSTATUS[8]
0x71	0x00		rw	KSV_LIST_READY	-	-	-	-	-	SPA_STORAGE_M ODE	SPA_LOCATION_M SB
0x74	0x00	HDCP EDID CONTROLS	rw	-	-	-	-	-	-	-	EDID_A_ENABLE
0x76	0x00	EDID DEBUG_2	r	-	-	-	-	-	-	-	EDID_A_ENABLE_ CPU
0x78	0x00	EDID DEBUG_3	sc	-	-	-	-	-	-	-	KSV_LIST_READY_ CLR_A
0x79	0x08		rw	-	KSV_MAP_SELECT [2]	KSV_MAP_SELECT [1]	KSV_MAP_SELECT [0]	AUTO_HDCP_MAP _ENABLE	HDCP_MAP_SELE CT[2]	HDCP_MAP_SELE CT[1]	HDCP_MAP_SELE CT[0]
0x7A	0x04		rw	-	-	-	-	-	-	DISABLE_AUTO_E DID	EDID_SEGMENT_P OINTER
0x80	0x00	KSV 0_1	rw	KSV_BYTE_0[7]	KSV_BYTE_0[6]	KSV_BYTE_0[5]	KSV_BYTE_0[4]	KSV_BYTE_0[3]	KSV_BYTE_0[2]	KSV_BYTE_0[1]	KSV_BYTE_0[0]
0x81	0x00	KSV 0_2	rw	KSV_BYTE_1[7]	KSV_BYTE_1[6]	KSV_BYTE_1[5]	KSV_BYTE_1[4]	KSV_BYTE_1[3]	KSV_BYTE_1[2]	KSV_BYTE_1[1]	KSV_BYTE_1[0]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x82	0x00	KSV 0_3	rw	KSV_BYTE_2[7]	KSV_BYTE_2[6]	KSV_BYTE_2[5]	KSV_BYTE_2[4]	KSV_BYTE_2[3]	KSV_BYTE_2[2]	KSV_BYTE_2[1]	KSV_BYTE_2[0]
0x83	0x00	KSV 0_4	rw	KSV_BYTE_3[7]	KSV_BYTE_3[6]	KSV_BYTE_3[5]	KSV_BYTE_3[4]	KSV_BYTE_3[3]	KSV_BYTE_3[2]	KSV_BYTE_3[1]	KSV_BYTE_3[0]
0x84	0x00	KSV 0_5	rw	KSV_BYTE_4[7]	KSV_BYTE_4[6]	KSV_BYTE_4[5]	KSV_BYTE_4[4]	KSV_BYTE_4[3]	KSV_BYTE_4[2]	KSV_BYTE_4[1]	KSV_BYTE_4[0]
0x85	0x00	KSV 0_6	rw	KSV_BYTE_5[7]	KSV_BYTE_5[6]	KSV_BYTE_5[5]	KSV_BYTE_5[4]	KSV_BYTE_5[3]	KSV_BYTE_5[2]	KSV_BYTE_5[1]	KSV_BYTE_5[0]
0x86	0x00	KSV 0_7	rw	KSV_BYTE_6[7]	KSV_BYTE_6[6]	KSV_BYTE_6[5]	KSV_BYTE_6[4]	KSV_BYTE_6[3]	KSV_BYTE_6[2]	KSV_BYTE_6[1]	KSV_BYTE_6[0]
0x87	0x00	KSV 0_8	rw	KSV_BYTE_7[7]	KSV_BYTE_7[6]	KSV_BYTE_7[5]	KSV_BYTE_7[4]	KSV_BYTE_7[3]	KSV_BYTE_7[2]	KSV_BYTE_7[1]	KSV_BYTE_7[0]
0x88	0x00	KSV 0_9	rw	KSV_BYTE_8[7]	KSV_BYTE_8[6]	KSV_BYTE_8[5]	KSV_BYTE_8[4]	KSV_BYTE_8[3]	KSV_BYTE_8[2]	KSV_BYTE_8[1]	KSV_BYTE_8[0]
0x89	0x00	KSV 0_10	rw	KSV_BYTE_9[7]	KSV_BYTE_9[6]	KSV_BYTE_9[5]	KSV_BYTE_9[4]	KSV_BYTE_9[3]	KSV_BYTE_9[2]	KSV_BYTE_9[1]	KSV_BYTE_9[0]
0x8A	0x00	KSV 0_11	rw	KSV_BYTE_10[7]	KSV_BYTE_10[6]	KSV_BYTE_10[5]	KSV_BYTE_10[4]	KSV_BYTE_10[3]	KSV_BYTE_10[2]	KSV_BYTE_10[1]	KSV_BYTE_10[0]
0x8B	0x00	KSV 0_12	rw	KSV_BYTE_11[7]	KSV_BYTE_11[6]	KSV_BYTE_11[5]	KSV_BYTE_11[4]	KSV_BYTE_11[3]	KSV_BYTE_11[2]	KSV_BYTE_11[1]	KSV_BYTE_11[0]
0x8C	0x00	KSV 0_13	rw	KSV_BYTE_12[7]	KSV_BYTE_12[6]	KSV_BYTE_12[5]	KSV_BYTE_12[4]	KSV_BYTE_12[3]	KSV_BYTE_12[2]	KSV_BYTE_12[1]	KSV_BYTE_12[0]
0x8D	0x00	KSV 0_14	rw	KSV_BYTE_13[7]	KSV_BYTE_13[6]	KSV_BYTE_13[5]	KSV_BYTE_13[4]	KSV_BYTE_13[3]	KSV_BYTE_13[2]	KSV_BYTE_13[1]	KSV_BYTE_13[0]
0x8E	0x00	KSV 0_15	rw	KSV_BYTE_14[7]	KSV_BYTE_14[6]	KSV_BYTE_14[5]	KSV_BYTE_14[4]	KSV_BYTE_14[3]	KSV_BYTE_14[2]	KSV_BYTE_14[1]	KSV_BYTE_14[0]
0x8F	0x00	KSV 0_16	rw	KSV_BYTE_15[7]	KSV_BYTE_15[6]	KSV_BYTE_15[5]	KSV_BYTE_15[4]	KSV_BYTE_15[3]	KSV_BYTE_15[2]	KSV_BYTE_15[1]	KSV_BYTE_15[0]
0x90	0x00	KSV 0_17	rw	KSV_BYTE_16[7]	KSV_BYTE_16[6]	KSV_BYTE_16[5]	KSV_BYTE_16[4]	KSV_BYTE_16[3]	KSV_BYTE_16[2]	KSV_BYTE_16[1]	KSV_BYTE_16[0]
0x91	0x00	KSV 0_18	rw	KSV_BYTE_17[7]	KSV_BYTE_17[6]	KSV_BYTE_17[5]	KSV_BYTE_17[4]	KSV_BYTE_17[3]	KSV_BYTE_17[2]	KSV_BYTE_17[1]	KSV_BYTE_17[0]
0x92	0x00	KSV 0_19	rw	KSV_BYTE_18[7]	KSV_BYTE_18[6]	KSV_BYTE_18[5]	KSV_BYTE_18[4]	KSV_BYTE_18[3]	KSV_BYTE_18[2]	KSV_BYTE_18[1]	KSV_BYTE_18[0]
0x93	0x00	KSV 0_20	rw	KSV_BYTE_19[7]	KSV_BYTE_19[6]	KSV_BYTE_19[5]	KSV_BYTE_19[4]	KSV_BYTE_19[3]	KSV_BYTE_19[2]	KSV_BYTE_19[1]	KSV_BYTE_19[0]
0x94	0x00	KSV 0_21	rw	KSV_BYTE_20[7]	KSV_BYTE_20[6]	KSV_BYTE_20[5]	KSV_BYTE_20[4]	KSV_BYTE_20[3]	KSV_BYTE_20[2]	KSV_BYTE_20[1]	KSV_BYTE_20[0]
0x95	0x00	KSV 0_22	rw	KSV_BYTE_21[7]	KSV_BYTE_21[6]	KSV_BYTE_21[5]	KSV_BYTE_21[4]	KSV_BYTE_21[3]	KSV_BYTE_21[2]	KSV_BYTE_21[1]	KSV_BYTE_21[0]
0x96	0x00	KSV 0_23	rw	KSV_BYTE_22[7]	KSV_BYTE_22[6]	KSV_BYTE_22[5]	KSV_BYTE_22[4]	KSV_BYTE_22[3]	KSV_BYTE_22[2]	KSV_BYTE_22[1]	KSV_BYTE_22[0]
0x97	0x00	KSV 0_24	rw	KSV_BYTE_23[7]	KSV_BYTE_23[6]	KSV_BYTE_23[5]	KSV_BYTE_23[4]	KSV_BYTE_23[3]	KSV_BYTE_23[2]	KSV_BYTE_23[1]	KSV_BYTE_23[0]
0x98	0x00	KSV 0_25	rw	KSV_BYTE_24[7]	KSV_BYTE_24[6]	KSV_BYTE_24[5]	KSV_BYTE_24[4]	KSV_BYTE_24[3]	KSV_BYTE_24[2]	KSV_BYTE_24[1]	KSV_BYTE_24[0]
0x99	0x00	KSV 0_26	rw	KSV_BYTE_25[7]	KSV_BYTE_25[6]	KSV_BYTE_25[5]	KSV_BYTE_25[4]	KSV_BYTE_25[3]	KSV_BYTE_25[2]	KSV_BYTE_25[1]	KSV_BYTE_25[0]
0x9A	0x00	KSV 0_27	rw	KSV_BYTE_26[7]	KSV_BYTE_26[6]	KSV_BYTE_26[5]	KSV_BYTE_26[4]	KSV_BYTE_26[3]	KSV_BYTE_26[2]	KSV_BYTE_26[1]	KSV_BYTE_26[0]
0x9B	0x00	KSV 0_28	rw	KSV_BYTE_27[7]	KSV_BYTE_27[6]	KSV_BYTE_27[5]	KSV_BYTE_27[4]	KSV_BYTE_27[3]	KSV_BYTE_27[2]	KSV_BYTE_27[1]	KSV_BYTE_27[0]
0x9C	0x00	KSV 0_29	rw	KSV_BYTE_28[7]	KSV_BYTE_28[6]	KSV_BYTE_28[5]	KSV_BYTE_28[4]	KSV_BYTE_28[3]	KSV_BYTE_28[2]	KSV_BYTE_28[1]	KSV_BYTE_28[0]
0x9D	0x00	KSV 0_30	rw	KSV_BYTE_29[7]	KSV_BYTE_29[6]	KSV_BYTE_29[5]	KSV_BYTE_29[4]	KSV_BYTE_29[3]	KSV_BYTE_29[2]	KSV_BYTE_29[1]	KSV_BYTE_29[0]
0x9E	0x00	KSV 0_31	rw	KSV_BYTE_30[7]	KSV_BYTE_30[6]	KSV_BYTE_30[5]	KSV_BYTE_30[4]	KSV_BYTE_30[3]	KSV_BYTE_30[2]	KSV_BYTE_30[1]	KSV_BYTE_30[0]
0x9F	0x00	KSV 0_32	rw	KSV_BYTE_31[7]	KSV_BYTE_31[6]	KSV_BYTE_31[5]	KSV_BYTE_31[4]	KSV_BYTE_31[3]	KSV_BYTE_31[2]	KSV_BYTE_31[1]	KSV_BYTE_31[0]
0xA0	0x00	KSV 0_33	rw	KSV_BYTE_32[7]	KSV_BYTE_32[6]	KSV_BYTE_32[5]	KSV_BYTE_32[4]	KSV_BYTE_32[3]	KSV_BYTE_32[2]	KSV_BYTE_32[1]	KSV_BYTE_32[0]
0xA1	0x00	KSV 0_34	rw	KSV_BYTE_33[7]	KSV_BYTE_33[6]	KSV_BYTE_33[5]	KSV_BYTE_33[4]	KSV_BYTE_33[3]	KSV_BYTE_33[2]	KSV_BYTE_33[1]	KSV_BYTE_33[0]
0xA2	0x00	KSV 0_35	rw	KSV_BYTE_34[7]	KSV_BYTE_34[6]	KSV_BYTE_34[5]	KSV_BYTE_34[4]	KSV_BYTE_34[3]	KSV_BYTE_34[2]	KSV_BYTE_34[1]	KSV_BYTE_34[0]
0xA3	0x00	KSV 0_36	rw	KSV_BYTE_35[7]	KSV_BYTE_35[6]	KSV_BYTE_35[5]	KSV_BYTE_35[4]	KSV_BYTE_35[3]	KSV_BYTE_35[2]	KSV_BYTE_35[1]	KSV_BYTE_35[0]
0xA4	0x00	KSV 0_37	rw	KSV_BYTE_36[7]	KSV_BYTE_36[6]	KSV_BYTE_36[5]	KSV_BYTE_36[4]	KSV_BYTE_36[3]	KSV_BYTE_36[2]	KSV_BYTE_36[1]	KSV_BYTE_36[0]
0xA5	0x00	KSV 0_38	rw	KSV_BYTE_37[7]	KSV_BYTE_37[6]	KSV_BYTE_37[5]	KSV_BYTE_37[4]	KSV_BYTE_37[3]	KSV_BYTE_37[2]	KSV_BYTE_37[1]	KSV_BYTE_37[0]
0xA6	0x00	KSV 0_39	rw	KSV_BYTE_38[7]	KSV_BYTE_38[6]	KSV_BYTE_38[5]	KSV_BYTE_38[4]	KSV_BYTE_38[3]	KSV_BYTE_38[2]	KSV_BYTE_38[1]	KSV_BYTE_38[0]
0xA7	0x00	KSV 0_40	rw	KSV_BYTE_39[7]	KSV_BYTE_39[6]	KSV_BYTE_39[5]	KSV_BYTE_39[4]	KSV_BYTE_39[3]	KSV_BYTE_39[2]	KSV_BYTE_39[1]	KSV_BYTE_39[0]
0xA8	0x00	KSV 0_41	rw	KSV_BYTE_40[7]	KSV_BYTE_40[6]	KSV_BYTE_40[5]	KSV_BYTE_40[4]	KSV_BYTE_40[3]	KSV_BYTE_40[2]	KSV_BYTE_40[1]	KSV_BYTE_40[0]
0xA9	0x00	KSV 0_42	rw	KSV_BYTE_41[7]	KSV_BYTE_41[6]	KSV_BYTE_41[5]	KSV_BYTE_41[4]	KSV_BYTE_41[3]	KSV_BYTE_41[2]	KSV_BYTE_41[1]	KSV_BYTE_41[0]
0xAA	0x00	KSV 0_43	rw	KSV_BYTE_42[7]	KSV_BYTE_42[6]	KSV_BYTE_42[5]	KSV_BYTE_42[4]	KSV_BYTE_42[3]	KSV_BYTE_42[2]	KSV_BYTE_42[1]	KSV_BYTE_42[0]
0xAB	0x00	KSV 0_44	rw	KSV_BYTE_43[7]	KSV_BYTE_43[6]	KSV_BYTE_43[5]	KSV_BYTE_43[4]	KSV_BYTE_43[3]	KSV_BYTE_43[2]	KSV_BYTE_43[1]	KSV_BYTE_43[0]
0xAC	0x00	KSV 0_45	rw	KSV_BYTE_44[7]	KSV_BYTE_44[6]	KSV_BYTE_44[5]	KSV_BYTE_44[4]	KSV_BYTE_44[3]	KSV_BYTE_44[2]	KSV_BYTE_44[1]	KSV_BYTE_44[0]
0xAD	0x00	KSV 0_46	rw	KSV_BYTE_45[7]	KSV_BYTE_45[6]	KSV_BYTE_45[5]	KSV_BYTE_45[4]	KSV_BYTE_45[3]	KSV_BYTE_45[2]	KSV_BYTE_45[1]	KSV_BYTE_45[0]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xAE	0x00	KSV 0_47	rw	KSV_BYTE_46[7]	KSV_BYTE_46[6]	KSV_BYTE_46[5]	KSV_BYTE_46[4]	KSV_BYTE_46[3]	KSV_BYTE_46[2]	KSV_BYTE_46[1]	KSV_BYTE_46[0]
0xAF	0x00	KSV 0_48	rw	KSV_BYTE_47[7]	KSV_BYTE_47[6]	KSV_BYTE_47[5]	KSV_BYTE_47[4]	KSV_BYTE_47[3]	KSV_BYTE_47[2]	KSV_BYTE_47[1]	KSV_BYTE_47[0]
0xB0	0x00	KSV 0_49	rw	KSV_BYTE_48[7]	KSV_BYTE_48[6]	KSV_BYTE_48[5]	KSV_BYTE_48[4]	KSV_BYTE_48[3]	KSV_BYTE_48[2]	KSV_BYTE_48[1]	KSV_BYTE_48[0]
0xB1	0x00	KSV 0_50	rw	KSV_BYTE_49[7]	KSV_BYTE_49[6]	KSV_BYTE_49[5]	KSV_BYTE_49[4]	KSV_BYTE_49[3]	KSV_BYTE_49[2]	KSV_BYTE_49[1]	KSV_BYTE_49[0]
0xB2	0x00	KSV 0_51	rw	KSV_BYTE_50[7]	KSV_BYTE_50[6]	KSV_BYTE_50[5]	KSV_BYTE_50[4]	KSV_BYTE_50[3]	KSV_BYTE_50[2]	KSV_BYTE_50[1]	KSV_BYTE_50[0]
0xB3	0x00	KSV 0_52	rw	KSV_BYTE_51[7]	KSV_BYTE_51[6]	KSV_BYTE_51[5]	KSV_BYTE_51[4]	KSV_BYTE_51[3]	KSV_BYTE_51[2]	KSV_BYTE_51[1]	KSV_BYTE_51[0]
0xB4	0x00	KSV 0_53	rw	KSV_BYTE_52[7]	KSV_BYTE_52[6]	KSV_BYTE_52[5]	KSV_BYTE_52[4]	KSV_BYTE_52[3]	KSV_BYTE_52[2]	KSV_BYTE_52[1]	KSV_BYTE_52[0]
0xB5	0x00	KSV 0_54	rw	KSV_BYTE_53[7]	KSV_BYTE_53[6]	KSV_BYTE_53[5]	KSV_BYTE_53[4]	KSV_BYTE_53[3]	KSV_BYTE_53[2]	KSV_BYTE_53[1]	KSV_BYTE_53[0]
0xB6	0x00	KSV 0_55	rw	KSV_BYTE_54[7]	KSV_BYTE_54[6]	KSV_BYTE_54[5]	KSV_BYTE_54[4]	KSV_BYTE_54[3]	KSV_BYTE_54[2]	KSV_BYTE_54[1]	KSV_BYTE_54[0]
0xB7	0x00	KSV 0_56	rw	KSV_BYTE_55[7]	KSV_BYTE_55[6]	KSV_BYTE_55[5]	KSV_BYTE_55[4]	KSV_BYTE_55[3]	KSV_BYTE_55[2]	KSV_BYTE_55[1]	KSV_BYTE_55[0]
0xB8	0x00	KSV 0_57	rw	KSV_BYTE_56[7]	KSV_BYTE_56[6]	KSV_BYTE_56[5]	KSV_BYTE_56[4]	KSV_BYTE_56[3]	KSV_BYTE_56[2]	KSV_BYTE_56[1]	KSV_BYTE_56[0]
0xB9	0x00	KSV 0_58	rw	KSV_BYTE_57[7]	KSV_BYTE_57[6]	KSV_BYTE_57[5]	KSV_BYTE_57[4]	KSV_BYTE_57[3]	KSV_BYTE_57[2]	KSV_BYTE_57[1]	KSV_BYTE_57[0]
0xBA	0x00	KSV 0_59	rw	KSV_BYTE_58[7]	KSV_BYTE_58[6]	KSV_BYTE_58[5]	KSV_BYTE_58[4]	KSV_BYTE_58[3]	KSV_BYTE_58[2]	KSV_BYTE_58[1]	KSV_BYTE_58[0]
0xBB	0x00	KSV 0_60	rw	KSV_BYTE_59[7]	KSV_BYTE_59[6]	KSV_BYTE_59[5]	KSV_BYTE_59[4]	KSV_BYTE_59[3]	KSV_BYTE_59[2]	KSV_BYTE_59[1]	KSV_BYTE_59[0]
0xBC	0x00	KSV 0_61	rw	KSV_BYTE_60[7]	KSV_BYTE_60[6]	KSV_BYTE_60[5]	KSV_BYTE_60[4]	KSV_BYTE_60[3]	KSV_BYTE_60[2]	KSV_BYTE_60[1]	KSV_BYTE_60[0]
0xBD	0x00	KSV 0_62	rw	KSV_BYTE_61[7]	KSV_BYTE_61[6]	KSV_BYTE_61[5]	KSV_BYTE_61[4]	KSV_BYTE_61[3]	KSV_BYTE_61[2]	KSV_BYTE_61[1]	KSV_BYTE_61[0]
0xBE	0x00	KSV 0_63	rw	KSV_BYTE_62[7]	KSV_BYTE_62[6]	KSV_BYTE_62[5]	KSV_BYTE_62[4]	KSV_BYTE_62[3]	KSV_BYTE_62[2]	KSV_BYTE_62[1]	KSV_BYTE_62[0]
0xBF	0x00	KSV 0_64	rw	KSV_BYTE_63[7]	KSV_BYTE_63[6]	KSV_BYTE_63[5]	KSV_BYTE_63[4]	KSV_BYTE_63[3]	KSV_BYTE_63[2]	KSV_BYTE_63[1]	KSV_BYTE_63[0]
0xC0	0x00	KSV 0_65	rw	KSV_BYTE_64[7]	KSV_BYTE_64[6]	KSV_BYTE_64[5]	KSV_BYTE_64[4]	KSV_BYTE_64[3]	KSV_BYTE_64[2]	KSV_BYTE_64[1]	KSV_BYTE_64[0]
0xC1	0x00	KSV 0_66	rw	KSV_BYTE_65[7]	KSV_BYTE_65[6]	KSV_BYTE_65[5]	KSV_BYTE_65[4]	KSV_BYTE_65[3]	KSV_BYTE_65[2]	KSV_BYTE_65[1]	KSV_BYTE_65[0]
0xC2	0x00	KSV 0_67	rw	KSV_BYTE_66[7]	KSV_BYTE_66[6]	KSV_BYTE_66[5]	KSV_BYTE_66[4]	KSV_BYTE_66[3]	KSV_BYTE_66[2]	KSV_BYTE_66[1]	KSV_BYTE_66[0]
0xC3	0x00	KSV 0_68	rw	KSV_BYTE_67[7]	KSV_BYTE_67[6]	KSV_BYTE_67[5]	KSV_BYTE_67[4]	KSV_BYTE_67[3]	KSV_BYTE_67[2]	KSV_BYTE_67[1]	KSV_BYTE_67[0]
0xC4	0x00	KSV 0_69	rw	KSV_BYTE_68[7]	KSV_BYTE_68[6]	KSV_BYTE_68[5]	KSV_BYTE_68[4]	KSV_BYTE_68[3]	KSV_BYTE_68[2]	KSV_BYTE_68[1]	KSV_BYTE_68[0]
0xC5	0x00	KSV 0_70	rw	KSV_BYTE_69[7]	KSV_BYTE_69[6]	KSV_BYTE_69[5]	KSV_BYTE_69[4]	KSV_BYTE_69[3]	KSV_BYTE_69[2]	KSV_BYTE_69[1]	KSV_BYTE_69[0]
0xC6	0x00	KSV 0_71	rw	KSV_BYTE_70[7]	KSV_BYTE_70[6]	KSV_BYTE_70[5]	KSV_BYTE_70[4]	KSV_BYTE_70[3]	KSV_BYTE_70[2]	KSV_BYTE_70[1]	KSV_BYTE_70[0]
0xC7	0x00	KSV 0_72	rw	KSV_BYTE_71[7]	KSV_BYTE_71[6]	KSV_BYTE_71[5]	KSV_BYTE_71[4]	KSV_BYTE_71[3]	KSV_BYTE_71[2]	KSV_BYTE_71[1]	KSV_BYTE_71[0]
0xC8	0x00	KSV 0_73	rw	KSV_BYTE_72[7]	KSV_BYTE_72[6]	KSV_BYTE_72[5]	KSV_BYTE_72[4]	KSV_BYTE_72[3]	KSV_BYTE_72[2]	KSV_BYTE_72[1]	KSV_BYTE_72[0]
0xC9	0x00	KSV 0_74	rw	KSV_BYTE_73[7]	KSV_BYTE_73[6]	KSV_BYTE_73[5]	KSV_BYTE_73[4]	KSV_BYTE_73[3]	KSV_BYTE_73[2]	KSV_BYTE_73[1]	KSV_BYTE_73[0]
0xCA	0x00	KSV 0_75	rw	KSV_BYTE_74[7]	KSV_BYTE_74[6]	KSV_BYTE_74[5]	KSV_BYTE_74[4]	KSV_BYTE_74[3]	KSV_BYTE_74[2]	KSV_BYTE_74[1]	KSV_BYTE_74[0]
0xCB	0x00	KSV 0_76	rw	KSV_BYTE_75[7]	KSV_BYTE_75[6]	KSV_BYTE_75[5]	KSV_BYTE_75[4]	KSV_BYTE_75[3]	KSV_BYTE_75[2]	KSV_BYTE_75[1]	KSV_BYTE_75[0]
0xCC	0x00	KSV 0_77	rw	KSV_BYTE_76[7]	KSV_BYTE_76[6]	KSV_BYTE_76[5]	KSV_BYTE_76[4]	KSV_BYTE_76[3]	KSV_BYTE_76[2]	KSV_BYTE_76[1]	KSV_BYTE_76[0]
0xCD	0x00	KSV 0_78	rw	KSV_BYTE_77[7]	KSV_BYTE_77[6]	KSV_BYTE_77[5]	KSV_BYTE_77[4]	KSV_BYTE_77[3]	KSV_BYTE_77[2]	KSV_BYTE_77[1]	KSV_BYTE_77[0]
0xCE	0x00	KSV 0_79	rw	KSV_BYTE_78[7]	KSV_BYTE_78[6]	KSV_BYTE_78[5]	KSV_BYTE_78[4]	KSV_BYTE_78[3]	KSV_BYTE_78[2]	KSV_BYTE_78[1]	KSV_BYTE_78[0]
0xCF	0x00	KSV 0_80	rw	KSV_BYTE_79[7]	KSV_BYTE_79[6]	KSV_BYTE_79[5]	KSV_BYTE_79[4]	KSV_BYTE_79[3]	KSV_BYTE_79[2]	KSV_BYTE_79[1]	KSV_BYTE_79[0]
0xD0	0x00	KSV 0_81	rw	KSV_BYTE_80[7]	KSV_BYTE_80[6]	KSV_BYTE_80[5]	KSV_BYTE_80[4]	KSV_BYTE_80[3]	KSV_BYTE_80[2]	KSV_BYTE_80[1]	KSV_BYTE_80[0]
0xD1	0x00	KSV 0_82	rw	KSV_BYTE_81[7]	KSV_BYTE_81[6]	KSV_BYTE_81[5]	KSV_BYTE_81[4]	KSV_BYTE_81[3]	KSV_BYTE_81[2]	KSV_BYTE_81[1]	KSV_BYTE_81[0]
0xD2	0x00	KSV 0_83	rw	KSV_BYTE_82[7]	KSV_BYTE_82[6]	KSV_BYTE_82[5]	KSV_BYTE_82[4]	KSV_BYTE_82[3]	KSV_BYTE_82[2]	KSV_BYTE_82[1]	KSV_BYTE_82[0]
0xD3	0x00	KSV 0_84	rw	KSV_BYTE_83[7]	KSV_BYTE_83[6]	KSV_BYTE_83[5]	KSV_BYTE_83[4]	KSV_BYTE_83[3]	KSV_BYTE_83[2]	KSV_BYTE_83[1]	KSV_BYTE_83[0]
0xD4	0x00	KSV 0_85	rw	KSV_BYTE_84[7]	KSV_BYTE_84[6]	KSV_BYTE_84[5]	KSV_BYTE_84[4]	KSV_BYTE_84[3]	KSV_BYTE_84[2]	KSV_BYTE_84[1]	KSV_BYTE_84[0]
0xD5	0x00	KSV 0_86	rw	KSV_BYTE_85[7]	KSV_BYTE_85[6]	KSV_BYTE_85[5]	KSV_BYTE_85[4]	KSV_BYTE_85[3]	KSV_BYTE_85[2]	KSV_BYTE_85[1]	KSV_BYTE_85[0]
0xD6	0x00	KSV 0_87	rw	KSV_BYTE_86[7]	KSV_BYTE_86[6]	KSV_BYTE_86[5]	KSV_BYTE_86[4]	KSV_BYTE_86[3]	KSV_BYTE_86[2]	KSV_BYTE_86[1]	KSV_BYTE_86[0]
0xD7	0x00	KSV 0_88	rw	KSV_BYTE_87[7]	KSV_BYTE_87[6]	KSV_BYTE_87[5]	KSV_BYTE_87[4]	KSV_BYTE_87[3]	KSV_BYTE_87[2]	KSV_BYTE_87[1]	KSV_BYTE_87[0]
0xD8	0x00	KSV 0_89	rw	KSV_BYTE_88[7]	KSV_BYTE_88[6]	KSV_BYTE_88[5]	KSV_BYTE_88[4]	KSV_BYTE_88[3]	KSV_BYTE_88[2]	KSV_BYTE_88[1]	KSV_BYTE_88[0]
0xD9	0x00	KSV 0_90	rw	KSV_BYTE_89[7]	KSV_BYTE_89[6]	KSV_BYTE_89[5]	KSV_BYTE_89[4]	KSV_BYTE_89[3]	KSV_BYTE_89[2]	KSV_BYTE_89[1]	KSV_BYTE_89[0]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xDA	0x00	KSV 0_91	rw	KSV_BYTE_90[7]	KSV_BYTE_90[6]	KSV_BYTE_90[5]	KSV_BYTE_90[4]	KSV_BYTE_90[3]	KSV_BYTE_90[2]	KSV_BYTE_90[1]	KSV_BYTE_90[0]
0xDB	0x00	KSV 0_92	rw	KSV_BYTE_91[7]	KSV_BYTE_91[6]	KSV_BYTE_91[5]	KSV_BYTE_91[4]	KSV_BYTE_91[3]	KSV_BYTE_91[2]	KSV_BYTE_91[1]	KSV_BYTE_91[0]
0xDC	0x00	KSV 0_93	rw	KSV_BYTE_92[7]	KSV_BYTE_92[6]	KSV_BYTE_92[5]	KSV_BYTE_92[4]	KSV_BYTE_92[3]	KSV_BYTE_92[2]	KSV_BYTE_92[1]	KSV_BYTE_92[0]
0xDD	0x00	KSV 0_94	rw	KSV_BYTE_93[7]	KSV_BYTE_93[6]	KSV_BYTE_93[5]	KSV_BYTE_93[4]	KSV_BYTE_93[3]	KSV_BYTE_93[2]	KSV_BYTE_93[1]	KSV_BYTE_93[0]
0xDE	0x00	KSV 0_95	rw	KSV_BYTE_94[7]	KSV_BYTE_94[6]	KSV_BYTE_94[5]	KSV_BYTE_94[4]	KSV_BYTE_94[3]	KSV_BYTE_94[2]	KSV_BYTE_94[1]	KSV_BYTE_94[0]
0xDF	0x00	KSV 0_96	rw	KSV_BYTE_95[7]	KSV_BYTE_95[6]	KSV_BYTE_95[5]	KSV_BYTE_95[4]	KSV_BYTE_95[3]	KSV_BYTE_95[2]	KSV_BYTE_95[1]	KSV_BYTE_95[0]
0xE0	0x00	KSV 0_97	rw	KSV_BYTE_96[7]	KSV_BYTE_96[6]	KSV_BYTE_96[5]	KSV_BYTE_96[4]	KSV_BYTE_96[3]	KSV_BYTE_96[2]	KSV_BYTE_96[1]	KSV_BYTE_96[0]
0xE1	0x00	KSV 0_98	rw	KSV_BYTE_97[7]	KSV_BYTE_97[6]	KSV_BYTE_97[5]	KSV_BYTE_97[4]	KSV_BYTE_97[3]	KSV_BYTE_97[2]	KSV_BYTE_97[1]	KSV_BYTE_97[0]
0xE2	0x00	KSV 0_99	rw	KSV_BYTE_98[7]	KSV_BYTE_98[6]	KSV_BYTE_98[5]	KSV_BYTE_98[4]	KSV_BYTE_98[3]	KSV_BYTE_98[2]	KSV_BYTE_98[1]	KSV_BYTE_98[0]
0xE3	0x00	KSV 0_100	rw	KSV_BYTE_99[7]	KSV_BYTE_99[6]	KSV_BYTE_99[5]	KSV_BYTE_99[4]	KSV_BYTE_99[3]	KSV_BYTE_99[2]	KSV_BYTE_99[1]	KSV_BYTE_99[0]
0xE4	0x00	KSV 0_101	rw	KSV_BYTE_100[7]	KSV_BYTE_100[6]	KSV_BYTE_100[5]	KSV_BYTE_100[4]	KSV_BYTE_100[3]	KSV_BYTE_100[2]	KSV_BYTE_100[1]	KSV_BYTE_100[0]
0xE5	0x00	KSV 0_102	rw	KSV_BYTE_101[7]	KSV_BYTE_101[6]	KSV_BYTE_101[5]	KSV_BYTE_101[4]	KSV_BYTE_101[3]	KSV_BYTE_101[2]	KSV_BYTE_101[1]	KSV_BYTE_101[0]
0xE6	0x00	KSV 0_103	rw	KSV_BYTE_102[7]	KSV_BYTE_102[6]	KSV_BYTE_102[5]	KSV_BYTE_102[4]	KSV_BYTE_102[3]	KSV_BYTE_102[2]	KSV_BYTE_102[1]	KSV_BYTE_102[0]
0xE7	0x00	KSV 0_104	rw	KSV_BYTE_103[7]	KSV_BYTE_103[6]	KSV_BYTE_103[5]	KSV_BYTE_103[4]	KSV_BYTE_103[3]	KSV_BYTE_103[2]	KSV_BYTE_103[1]	KSV_BYTE_103[0]
0xE8	0x00	KSV 0_105	rw	KSV_BYTE_104[7]	KSV_BYTE_104[6]	KSV_BYTE_104[5]	KSV_BYTE_104[4]	KSV_BYTE_104[3]	KSV_BYTE_104[2]	KSV_BYTE_104[1]	KSV_BYTE_104[0]
0xE9	0x00	KSV 0_106	rw	KSV_BYTE_105[7]	KSV_BYTE_105[6]	KSV_BYTE_105[5]	KSV_BYTE_105[4]	KSV_BYTE_105[3]	KSV_BYTE_105[2]	KSV_BYTE_105[1]	KSV_BYTE_105[0]
0xEA	0x00	KSV 0_107	rw	KSV_BYTE_106[7]	KSV_BYTE_106[6]	KSV_BYTE_106[5]	KSV_BYTE_106[4]	KSV_BYTE_106[3]	KSV_BYTE_106[2]	KSV_BYTE_106[1]	KSV_BYTE_106[0]
0xEB	0x00	KSV 0_108	rw	KSV_BYTE_107[7]	KSV_BYTE_107[6]	KSV_BYTE_107[5]	KSV_BYTE_107[4]	KSV_BYTE_107[3]	KSV_BYTE_107[2]	KSV_BYTE_107[1]	KSV_BYTE_107[0]
0xEC	0x00	KSV 0_109	rw	KSV_BYTE_108[7]	KSV_BYTE_108[6]	KSV_BYTE_108[5]	KSV_BYTE_108[4]	KSV_BYTE_108[3]	KSV_BYTE_108[2]	KSV_BYTE_108[1]	KSV_BYTE_108[0]
0xED	0x00	KSV 0_110	rw	KSV_BYTE_109[7]	KSV_BYTE_109[6]	KSV_BYTE_109[5]	KSV_BYTE_109[4]	KSV_BYTE_109[3]	KSV_BYTE_109[2]	KSV_BYTE_109[1]	KSV_BYTE_109[0]
0xEE	0x00	KSV 0_111	rw	KSV_BYTE_110[7]	KSV_BYTE_110[6]	KSV_BYTE_110[5]	KSV_BYTE_110[4]	KSV_BYTE_110[3]	KSV_BYTE_110[2]	KSV_BYTE_110[1]	KSV_BYTE_110[0]
0xEF	0x00	KSV 0_112	rw	KSV_BYTE_111[7]	KSV_BYTE_111[6]	KSV_BYTE_111[5]	KSV_BYTE_111[4]	KSV_BYTE_111[3]	KSV_BYTE_111[2]	KSV_BYTE_111[1]	KSV_BYTE_111[0]
0xF0	0x00	KSV 0_113	rw	KSV_BYTE_112[7]	KSV_BYTE_112[6]	KSV_BYTE_112[5]	KSV_BYTE_112[4]	KSV_BYTE_112[3]	KSV_BYTE_112[2]	KSV_BYTE_112[1]	KSV_BYTE_112[0]
0xF1	0x00	KSV 0_114	rw	KSV_BYTE_113[7]	KSV_BYTE_113[6]	KSV_BYTE_113[5]	KSV_BYTE_113[4]	KSV_BYTE_113[3]	KSV_BYTE_113[2]	KSV_BYTE_113[1]	KSV_BYTE_113[0]
0xF2	0x00	KSV 0_115	rw	KSV_BYTE_114[7]	KSV_BYTE_114[6]	KSV_BYTE_114[5]	KSV_BYTE_114[4]	KSV_BYTE_114[3]	KSV_BYTE_114[2]	KSV_BYTE_114[1]	KSV_BYTE_114[0]
0xF3	0x00	KSV 0_116	rw	KSV_BYTE_115[7]	KSV_BYTE_115[6]	KSV_BYTE_115[5]	KSV_BYTE_115[4]	KSV_BYTE_115[3]	KSV_BYTE_115[2]	KSV_BYTE_115[1]	KSV_BYTE_115[0]
0xF4	0x00	KSV 0_117	rw	KSV_BYTE_116[7]	KSV_BYTE_116[6]	KSV_BYTE_116[5]	KSV_BYTE_116[4]	KSV_BYTE_116[3]	KSV_BYTE_116[2]	KSV_BYTE_116[1]	KSV_BYTE_116[0]
0xF5	0x00	KSV 0_118	rw	KSV_BYTE_117[7]	KSV_BYTE_117[6]	KSV_BYTE_117[5]	KSV_BYTE_117[4]	KSV_BYTE_117[3]	KSV_BYTE_117[2]	KSV_BYTE_117[1]	KSV_BYTE_117[0]
0xF6	0x00	KSV 0_119	rw	KSV_BYTE_118[7]	KSV_BYTE_118[6]	KSV_BYTE_118[5]	KSV_BYTE_118[4]	KSV_BYTE_118[3]	KSV_BYTE_118[2]	KSV_BYTE_118[1]	KSV_BYTE_118[0]
0xF7	0x00	KSV 0_120	rw	KSV_BYTE_119[7]	KSV_BYTE_119[6]	KSV_BYTE_119[5]	KSV_BYTE_119[4]	KSV_BYTE_119[3]	KSV_BYTE_119[2]	KSV_BYTE_119[1]	KSV_BYTE_119[0]
0xF8	0x00	KSV 0_121	rw	KSV_BYTE_120[7]	KSV_BYTE_120[6]	KSV_BYTE_120[5]	KSV_BYTE_120[4]	KSV_BYTE_120[3]	KSV_BYTE_120[2]	KSV_BYTE_120[1]	KSV_BYTE_120[0]
0xF9	0x00	KSV 0_122	rw	KSV_BYTE_121[7]	KSV_BYTE_121[6]	KSV_BYTE_121[5]	KSV_BYTE_121[4]	KSV_BYTE_121[3]	KSV_BYTE_121[2]	KSV_BYTE_121[1]	KSV_BYTE_121[0]
0xFA	0x00	KSV 0_123	rw	KSV_BYTE_122[7]	KSV_BYTE_122[6]	KSV_BYTE_122[5]	KSV_BYTE_122[4]	KSV_BYTE_122[3]	KSV_BYTE_122[2]	KSV_BYTE_122[1]	KSV_BYTE_122[0]
0xFB	0x00	KSV 0_124	rw	KSV_BYTE_123[7]	KSV_BYTE_123[6]	KSV_BYTE_123[5]	KSV_BYTE_123[4]	KSV_BYTE_123[3]	KSV_BYTE_123[2]	KSV_BYTE_123[1]	KSV_BYTE_123[0]
0xFC	0x00	KSV 0_125	rw	KSV_BYTE_124[7]	KSV_BYTE_124[6]	KSV_BYTE_124[5]	KSV_BYTE_124[4]	KSV_BYTE_124[3]	KSV_BYTE_124[2]	KSV_BYTE_124[1]	KSV_BYTE_124[0]
0xFD	0x00	KSV 0_126	rw	KSV_BYTE_125[7]	KSV_BYTE_125[6]	KSV_BYTE_125[5]	KSV_BYTE_125[4]	KSV_BYTE_125[3]	KSV_BYTE_125[2]	KSV_BYTE_125[1]	KSV_BYTE_125[0]
0xFE	0x00	KSV 0_127	rw	KSV_BYTE_126[7]	KSV_BYTE_126[6]	KSV_BYTE_126[5]	KSV_BYTE_126[4]	KSV_BYTE_126[3]	KSV_BYTE_126[2]	KSV_BYTE_126[1]	KSV_BYTE_126[0]
0xFF	0x00	KSV 0_128	rw	KSV_BYTE_127[7]	KSV_BYTE_127[6]	KSV_BYTE_127[5]	KSV_BYTE_127[4]	KSV_BYTE_127[3]	KSV_BYTE_127[2]	KSV_BYTE_127[1]	KSV_BYTE_127[0]

#### 1.5 INFOFRAME

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x00	0x00	AVI_INF_PB_0_1	r	AVI_INF_PB[7]	AVI_INF_PB[6]	AVI_INF_PB[5]	AVI_INF_PB[4]	AVI_INF_PB[3]	AVI_INF_PB[2]	AVI_INF_PB[1]	AVI_INF_PB[0]
0x01	0x00	AVI_INF_PB_0_2	r	AVI_INF_PB[15]	AVI_INF_PB[14]	AVI_INF_PB[13]	AVI_INF_PB[12]	AVI_INF_PB[11]	AVI_INF_PB[10]	AVI_INF_PB[9]	AVI_INF_PB[8]
0x02	0x00	AVI_INF_PB_0_3	r	AVI_INF_PB[23]	AVI_INF_PB[22]	AVI_INF_PB[21]	AVI_INF_PB[20]	AVI_INF_PB[19]	AVI_INF_PB[18]	AVI_INF_PB[17]	AVI_INF_PB[16]
0x03	0x00	AVI_INF_PB_0_4	r	AVI_INF_PB[31]	AVI_INF_PB[30]	AVI_INF_PB[29]	AVI_INF_PB[28]	AVI_INF_PB[27]	AVI_INF_PB[26]	AVI_INF_PB[25]	AVI_INF_PB[24]
0x04	0x00	AVI_INF_PB_0_5	r	AVI_INF_PB[39]	AVI_INF_PB[38]	AVI_INF_PB[37]	AVI_INF_PB[36]	AVI_INF_PB[35]	AVI_INF_PB[34]	AVI_INF_PB[33]	AVI_INF_PB[32]
0x05	0x00	AVI_INF_PB_0_6	r	AVI_INF_PB[47]	AVI_INF_PB[46]	AVI_INF_PB[45]	AVI_INF_PB[44]	AVI_INF_PB[43]	AVI_INF_PB[42]	AVI_INF_PB[41]	AVI_INF_PB[40]
0x06	0x00	AVI_INF_PB_0_7	r	AVI_INF_PB[55]	AVI_INF_PB[54]	AVI_INF_PB[53]	AVI_INF_PB[52]	AVI_INF_PB[51]	AVI_INF_PB[50]	AVI_INF_PB[49]	AVI_INF_PB[48]
0x07	0x00	AVI_INF_PB_0_8	r	AVI_INF_PB[63]	AVI_INF_PB[62]	AVI_INF_PB[61]	AVI_INF_PB[60]	AVI_INF_PB[59]	AVI_INF_PB[58]	AVI_INF_PB[57]	AVI_INF_PB[56]
0x08	0x00	AVI_INF_PB_0_9	r	AVI_INF_PB[71]	AVI_INF_PB[70]	AVI_INF_PB[69]	AVI_INF_PB[68]	AVI_INF_PB[67]	AVI_INF_PB[66]	AVI_INF_PB[65]	AVI_INF_PB[64]
0x09	0x00	AVI_INF_PB_0_10	r	AVI_INF_PB[79]	AVI_INF_PB[78]	AVI_INF_PB[77]	AVI_INF_PB[76]	AVI_INF_PB[75]	AVI_INF_PB[74]	AVI_INF_PB[73]	AVI_INF_PB[72]
0x0A	0x00	AVI_INF_PB_0_11	r	AVI_INF_PB[87]	AVI_INF_PB[86]	AVI_INF_PB[85]	AVI_INF_PB[84]	AVI_INF_PB[83]	AVI_INF_PB[82]	AVI_INF_PB[81]	AVI_INF_PB[80]
0x0B	0x00	AVI_INF_PB_0_12	r	AVI_INF_PB[95]	AVI_INF_PB[94]	AVI_INF_PB[93]	AVI_INF_PB[92]	AVI_INF_PB[91]	AVI_INF_PB[90]	AVI_INF_PB[89]	AVI_INF_PB[88]
0x0C	0x00	AVI_INF_PB_0_13	r	AVI_INF_PB[103]	AVI_INF_PB[102]	AVI_INF_PB[101]	AVI_INF_PB[100]	AVI_INF_PB[99]	AVI_INF_PB[98]	AVI_INF_PB[97]	AVI_INF_PB[96]
0x0D	0x00	AVI_INF_PB_0_14	r	AVI_INF_PB[111]	AVI_INF_PB[110]	AVI_INF_PB[109]	AVI_INF_PB[108]	AVI_INF_PB[107]	AVI_INF_PB[106]	AVI_INF_PB[105]	AVI_INF_PB[104]
0x0E	0x00	AVI_INF_PB_0_15	r	AVI_INF_PB[119]	AVI_INF_PB[118]	AVI_INF_PB[117]	AVI_INF_PB[116]	AVI_INF_PB[115]	AVI_INF_PB[114]	AVI_INF_PB[113]	AVI_INF_PB[112]
0x0F	0x00	AVI_INF_PB_0_16	r	AVI_INF_PB[127]	AVI_INF_PB[126]	AVI_INF_PB[125]	AVI_INF_PB[124]	AVI_INF_PB[123]	AVI_INF_PB[122]	AVI_INF_PB[121]	AVI_INF_PB[120]
0x10	0x00	AVI_INF_PB_0_17	r	AVI_INF_PB[135]	AVI_INF_PB[134]	AVI_INF_PB[133]	AVI_INF_PB[132]	AVI_INF_PB[131]	AVI_INF_PB[130]	AVI_INF_PB[129]	AVI_INF_PB[128]
0x11	0x00	AVI_INF_PB_0_18	r	AVI_INF_PB[143]	AVI_INF_PB[142]	AVI_INF_PB[141]	AVI_INF_PB[140]	AVI_INF_PB[139]	AVI_INF_PB[138]	AVI_INF_PB[137]	AVI_INF_PB[136]
0x12	0x00	AVI_INF_PB_0_19	r	AVI_INF_PB[151]	AVI_INF_PB[150]	AVI_INF_PB[149]	AVI_INF_PB[148]	AVI_INF_PB[147]	AVI_INF_PB[146]	AVI_INF_PB[145]	AVI_INF_PB[144]
0x13	0x00	AVI_INF_PB_0_20	r	AVI_INF_PB[159]	AVI_INF_PB[158]	AVI_INF_PB[157]	AVI_INF_PB[156]	AVI_INF_PB[155]	AVI_INF_PB[154]	AVI_INF_PB[153]	AVI_INF_PB[152]
0x14	0x00	AVI_INF_PB_0_21	r	AVI_INF_PB[167]	AVI_INF_PB[166]	AVI_INF_PB[165]	AVI_INF_PB[164]	AVI_INF_PB[163]	AVI_INF_PB[162]	AVI_INF_PB[161]	AVI_INF_PB[160]
0x15	0x00	AVI_INF_PB_0_22	r	AVI_INF_PB[175]	AVI_INF_PB[174]	AVI_INF_PB[173]	AVI_INF_PB[172]	AVI_INF_PB[171]	AVI_INF_PB[170]	AVI_INF_PB[169]	AVI_INF_PB[168]
0x16	0x00	AVI_INF_PB_0_23	r	AVI_INF_PB[183]	AVI_INF_PB[182]	AVI_INF_PB[181]	AVI_INF_PB[180]	AVI_INF_PB[179]	AVI_INF_PB[178]	AVI_INF_PB[177]	AVI_INF_PB[176]
0x17	0x00	AVI_INF_PB_0_24	r	AVI_INF_PB[191]	AVI_INF_PB[190]	AVI_INF_PB[189]	AVI_INF_PB[188]	AVI_INF_PB[187]	AVI_INF_PB[186]	AVI_INF_PB[185]	AVI_INF_PB[184]
0x18	0x00	AVI_INF_PB_0_25	r	AVI_INF_PB[199]	AVI_INF_PB[198]	AVI_INF_PB[197]	AVI_INF_PB[196]	AVI_INF_PB[195]	AVI_INF_PB[194]	AVI_INF_PB[193]	AVI_INF_PB[192]
0x19	0x00	AVI_INF_PB_0_26	r	AVI_INF_PB[207]	AVI_INF_PB[206]	AVI_INF_PB[205]	AVI_INF_PB[204]	AVI_INF_PB[203]	AVI_INF_PB[202]	AVI_INF_PB[201]	AVI_INF_PB[200]
0x1A	0x00	AVI_INF_PB_0_27	r	AVI_INF_PB[215]	AVI_INF_PB[214]	AVI_INF_PB[213]	AVI_INF_PB[212]	AVI_INF_PB[211]	AVI_INF_PB[210]	AVI_INF_PB[209]	AVI_INF_PB[208]
0x1B	0x00	AVI_INF_PB_0_28	r	AVI_INF_PB[223]	AVI_INF_PB[222]	AVI_INF_PB[221]	AVI_INF_PB[220]	AVI_INF_PB[219]	AVI_INF_PB[218]	AVI_INF_PB[217]	AVI_INF_PB[216]
0x1C	0x00	AUD_INF_PB_0_1	r	AUD_INF_PB[7]	AUD_INF_PB[6]	AUD_INF_PB[5]	AUD_INF_PB[4]	AUD_INF_PB[3]	AUD_INF_PB[2]	AUD_INF_PB[1]	AUD_INF_PB[0]
0x1D	0x00	AUD_INF_PB_0_2	r	AUD_INF_PB[15]	AUD_INF_PB[14]	AUD_INF_PB[13]	AUD_INF_PB[12]	AUD_INF_PB[11]	AUD_INF_PB[10]	AUD_INF_PB[9]	AUD_INF_PB[8]
0x1E	0x00	AUD_INF_PB_0_3	r	AUD_INF_PB[23]	AUD_INF_PB[22]	AUD_INF_PB[21]	AUD_INF_PB[20]	AUD_INF_PB[19]	AUD_INF_PB[18]	AUD_INF_PB[17]	AUD_INF_PB[16]
0x1F	0x00	AUD_INF_PB_0_4	r	AUD_INF_PB[31]	AUD_INF_PB[30]	AUD_INF_PB[29]	AUD_INF_PB[28]	AUD_INF_PB[27]	AUD_INF_PB[26]	AUD_INF_PB[25]	AUD_INF_PB[24]
0x20	0x00	AUD_INF_PB_0_5	r	AUD_INF_PB[39]	AUD_INF_PB[38]	AUD_INF_PB[37]	AUD_INF_PB[36]	AUD_INF_PB[35]	AUD_INF_PB[34]	AUD_INF_PB[33]	AUD_INF_PB[32]
0x21	0x00	AUD_INF_PB_0_6	r	AUD_INF_PB[47]	AUD_INF_PB[46]	AUD_INF_PB[45]	AUD_INF_PB[44]	AUD_INF_PB[43]	AUD_INF_PB[42]	AUD_INF_PB[41]	AUD_INF_PB[40]
0x22	0x00	AUD_INF_PB_0_7	r	AUD_INF_PB[55]	AUD_INF_PB[54]	AUD_INF_PB[53]	AUD_INF_PB[52]	AUD_INF_PB[51]	AUD_INF_PB[50]	AUD_INF_PB[49]	AUD_INF_PB[48]
0x23	0x00	AUD_INF_PB_0_8	r	AUD_INF_PB[63]	AUD_INF_PB[62]	AUD_INF_PB[61]	AUD_INF_PB[60]	AUD_INF_PB[59]	AUD_INF_PB[58]	AUD_INF_PB[57]	AUD_INF_PB[56]
0x24	0x00	AUD_INF_PB_0_9	r	AUD_INF_PB[71]	AUD_INF_PB[70]	AUD_INF_PB[69]	AUD_INF_PB[68]	AUD_INF_PB[67]	AUD_INF_PB[66]	AUD_INF_PB[65]	AUD_INF_PB[64]
0x25	0x00	AUD_INF_PB_0_1 0	r	AUD_INF_PB[79]	AUD_INF_PB[78]	AUD_INF_PB[77]	AUD_INF_PB[76]	AUD_INF_PB[75]	AUD_INF_PB[74]	AUD_INF_PB[73]	AUD_INF_PB[72]
0x26	0x00	AUD_INF_PB_0_1 1	r	AUD_INF_PB[87]	AUD_INF_PB[86]	AUD_INF_PB[85]	AUD_INF_PB[84]	AUD_INF_PB[83]	AUD_INF_PB[82]	AUD_INF_PB[81]	AUD_INF_PB[80]
0x27	0x00	AUD_INF_PB_0_1 2	r	AUD_INF_PB[95]	AUD_INF_PB[94]	AUD_INF_PB[93]	AUD_INF_PB[92]	AUD_INF_PB[91]	AUD_INF_PB[90]	AUD_INF_PB[89]	AUD_INF_PB[88]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x28	0x00	AUD_INF_PB_0_1 3	r	AUD_INF_PB[103]	AUD_INF_PB[102]	AUD_INF_PB[101]	AUD_INF_PB[100]	AUD_INF_PB[99]	AUD_INF_PB[98]	AUD_INF_PB[97]	AUD_INF_PB[96]
0x29	0x00	AUD_INF_PB_0_1 4	r	AUD_INF_PB[111]	AUD_INF_PB[110]	AUD_INF_PB[109]	AUD_INF_PB[108]	AUD_INF_PB[107]	AUD_INF_PB[106]	AUD_INF_PB[105]	AUD_INF_PB[104]
0x2A	0x00	SPD_INF_PB_0_1	r	SPD_INF_PB[7]	SPD_INF_PB[6]	SPD_INF_PB[5]	SPD_INF_PB[4]	SPD_INF_PB[3]	SPD_INF_PB[2]	SPD_INF_PB[1]	SPD_INF_PB[0]
0x2B	0x00	SPD_INF_PB_0_2	r	SPD_INF_PB[15]	SPD_INF_PB[14]	SPD_INF_PB[13]	SPD_INF_PB[12]	SPD_INF_PB[11]	SPD_INF_PB[10]	SPD_INF_PB[9]	SPD_INF_PB[8]
0x2C	0x00	SPD_INF_PB_0_3	r	SPD_INF_PB[23]	SPD_INF_PB[22]	SPD_INF_PB[21]	SPD_INF_PB[20]	SPD_INF_PB[19]	SPD_INF_PB[18]	SPD_INF_PB[17]	SPD_INF_PB[16]
0x2D	0x00	SPD_INF_PB_0_4	r	SPD_INF_PB[31]	SPD_INF_PB[30]	SPD_INF_PB[29]	SPD_INF_PB[28]	SPD_INF_PB[27]	SPD_INF_PB[26]	SPD_INF_PB[25]	SPD_INF_PB[24]
0x2E	0x00	SPD_INF_PB_0_5	r	SPD_INF_PB[39]	SPD_INF_PB[38]	SPD_INF_PB[37]	SPD_INF_PB[36]	SPD_INF_PB[35]	SPD_INF_PB[34]	SPD_INF_PB[33]	SPD_INF_PB[32]
0x2F	0x00	SPD_INF_PB_0_6	r	SPD_INF_PB[47]	SPD_INF_PB[46]	SPD_INF_PB[45]	SPD_INF_PB[44]	SPD_INF_PB[43]	SPD_INF_PB[42]	SPD_INF_PB[41]	SPD_INF_PB[40]
0x30	0x00	SPD_INF_PB_0_7	r	SPD_INF_PB[55]	SPD_INF_PB[54]	SPD_INF_PB[53]	SPD_INF_PB[52]	SPD_INF_PB[51]	SPD_INF_PB[50]	SPD_INF_PB[49]	SPD_INF_PB[48]
0x31	0x00	SPD_INF_PB_0_8	r	SPD_INF_PB[63]	SPD_INF_PB[62]	SPD_INF_PB[61]	SPD_INF_PB[60]	SPD_INF_PB[59]	SPD_INF_PB[58]	SPD_INF_PB[57]	SPD_INF_PB[56]
0x32	0x00	SPD_INF_PB_0_9	r	SPD_INF_PB[71]	SPD_INF_PB[70]	SPD_INF_PB[69]	SPD_INF_PB[68]	SPD_INF_PB[67]	SPD_INF_PB[66]	SPD_INF_PB[65]	SPD_INF_PB[64]
0x33	0x00	SPD_INF_PB_0_10	r	SPD_INF_PB[79]	SPD_INF_PB[78]	SPD_INF_PB[77]	SPD_INF_PB[76]	SPD_INF_PB[75]	SPD_INF_PB[74]	SPD_INF_PB[73]	SPD_INF_PB[72]
0x34	0x00	SPD_INF_PB_0_11	r	SPD_INF_PB[87]	SPD_INF_PB[86]	SPD_INF_PB[85]	SPD_INF_PB[84]	SPD_INF_PB[83]	SPD_INF_PB[82]	SPD_INF_PB[81]	SPD_INF_PB[80]
0x35	0x00	SPD_INF_PB_0_12	r	SPD_INF_PB[95]	SPD_INF_PB[94]	SPD_INF_PB[93]	SPD_INF_PB[92]	SPD_INF_PB[91]	SPD_INF_PB[90]	SPD_INF_PB[89]	SPD_INF_PB[88]
0x36	0x00	SPD_INF_PB_0_13	r	SPD_INF_PB[103]	SPD_INF_PB[102]	SPD_INF_PB[101]	SPD_INF_PB[100]	SPD_INF_PB[99]	SPD_INF_PB[98]	SPD_INF_PB[97]	SPD_INF_PB[96]
0x37	0x00	SPD_INF_PB_0_14	r	SPD_INF_PB[111]	SPD_INF_PB[110]	SPD_INF_PB[109]	SPD_INF_PB[108]	SPD_INF_PB[107]	SPD_INF_PB[106]	SPD_INF_PB[105]	SPD_INF_PB[104]
0x38	0x00	SPD_INF_PB_0_15	r	SPD_INF_PB[119]	SPD_INF_PB[118]	SPD_INF_PB[117]	SPD_INF_PB[116]	SPD_INF_PB[115]	SPD_INF_PB[114]	SPD_INF_PB[113]	SPD_INF_PB[112]
0x39	0x00	SPD_INF_PB_0_16	r	SPD_INF_PB[127]	SPD_INF_PB[126]	SPD_INF_PB[125]	SPD_INF_PB[124]	SPD_INF_PB[123]	SPD_INF_PB[122]	SPD_INF_PB[121]	SPD_INF_PB[120]
0x3A	0x00	SPD_INF_PB_0_17	r	SPD_INF_PB[135]	SPD_INF_PB[134]	SPD_INF_PB[133]	SPD_INF_PB[132]	SPD_INF_PB[131]	SPD_INF_PB[130]	SPD_INF_PB[129]	SPD_INF_PB[128]
0x3B	0x00	SPD_INF_PB_0_18	r	SPD_INF_PB[143]	SPD_INF_PB[142]	SPD_INF_PB[141]	SPD_INF_PB[140]	SPD_INF_PB[139]	SPD_INF_PB[138]	SPD_INF_PB[137]	SPD_INF_PB[136]
0x3C	0x00	SPD_INF_PB_0_19	r	SPD_INF_PB[151]	SPD_INF_PB[150]	SPD_INF_PB[149]	SPD_INF_PB[148]	SPD_INF_PB[147]	SPD_INF_PB[146]	SPD_INF_PB[145]	SPD_INF_PB[144]
0x3D	0x00	SPD_INF_PB_0_20	r	SPD_INF_PB[159]	SPD_INF_PB[158]	SPD_INF_PB[157]	SPD_INF_PB[156]	SPD_INF_PB[155]	SPD_INF_PB[154]	SPD_INF_PB[153]	SPD_INF_PB[152]
0x3E	0x00	SPD_INF_PB_0_21	r	SPD_INF_PB[167]	SPD_INF_PB[166]	SPD_INF_PB[165]	SPD_INF_PB[164]	SPD_INF_PB[163]	SPD_INF_PB[162]	SPD_INF_PB[161]	SPD_INF_PB[160]
0x3F	0x00	SPD_INF_PB_0_22	r	SPD_INF_PB[175]	SPD_INF_PB[174]	SPD_INF_PB[173]	SPD_INF_PB[172]	SPD_INF_PB[171]	SPD_INF_PB[170]	SPD_INF_PB[169]	SPD_INF_PB[168]
0x40	0x00	SPD_INF_PB_0_23	r	SPD_INF_PB[183]	SPD_INF_PB[182]	SPD_INF_PB[181]	SPD_INF_PB[180]	SPD_INF_PB[179]	SPD_INF_PB[178]	SPD_INF_PB[177]	SPD_INF_PB[176]
0x41	0x00	SPD_INF_PB_0_24	r	SPD_INF_PB[191]	SPD_INF_PB[190]	SPD_INF_PB[189]	SPD_INF_PB[188]	SPD_INF_PB[187]	SPD_INF_PB[186]	SPD_INF_PB[185]	SPD_INF_PB[184]
0x42	0x00	SPD_INF_PB_0_25	r	SPD_INF_PB[199]	SPD_INF_PB[198]	SPD_INF_PB[197]	SPD_INF_PB[196]	SPD_INF_PB[195]	SPD_INF_PB[194]	SPD_INF_PB[193]	SPD_INF_PB[192]
0x43	0x00	SPD_INF_PB_0_26	r	SPD_INF_PB[207]	SPD_INF_PB[206]	SPD_INF_PB[205]	SPD_INF_PB[204]	SPD_INF_PB[203]	SPD_INF_PB[202]	SPD_INF_PB[201]	SPD_INF_PB[200]
0x44	0x00	SPD_INF_PB_0_27	r	SPD_INF_PB[215]	SPD_INF_PB[214]	SPD_INF_PB[213]	SPD_INF_PB[212]	SPD_INF_PB[211]	SPD_INF_PB[210]	SPD_INF_PB[209]	SPD_INF_PB[208]
0x45	0x00	SPD_INF_PB_0_28	r	SPD_INF_PB[223]	SPD_INF_PB[222]	SPD_INF_PB[221]	SPD_INF_PB[220]	SPD_INF_PB[219]	SPD_INF_PB[218]	SPD_INF_PB[217]	SPD_INF_PB[216]
0x46	0x00	MS_INF_PB_0_1	r	MS_INF_PB[7]	MS_INF_PB[6]	MS_INF_PB[5]	MS_INF_PB[4]	MS_INF_PB[3]	MS_INF_PB[2]	MS_INF_PB[1]	MS_INF_PB[0]
0x47	0x00	MS_INF_PB_0_2	r	MS_INF_PB[15]	MS_INF_PB[14]	MS_INF_PB[13]	MS_INF_PB[12]	MS_INF_PB[11]	MS_INF_PB[10]	MS_INF_PB[9]	MS_INF_PB[8]
0x48	0x00	MS_INF_PB_0_3	r	MS_INF_PB[23]	MS_INF_PB[22]	MS_INF_PB[21]	MS_INF_PB[20]	MS_INF_PB[19]	MS_INF_PB[18]	MS_INF_PB[17]	MS_INF_PB[16]
0x49	0x00	MS_INF_PB_0_4	r	MS_INF_PB[31]	MS_INF_PB[30]	MS_INF_PB[29]	MS_INF_PB[28]	MS_INF_PB[27]	MS_INF_PB[26]	MS_INF_PB[25]	MS_INF_PB[24]
0x4A	0x00	MS_INF_PB_0_5	r	MS_INF_PB[39]	MS_INF_PB[38]	MS_INF_PB[37]	MS_INF_PB[36]	MS_INF_PB[35]	MS_INF_PB[34]	MS_INF_PB[33]	MS_INF_PB[32]
0x4B	0x00	MS_INF_PB_0_6	r	MS_INF_PB[47]	MS_INF_PB[46]	MS_INF_PB[45]	MS_INF_PB[44]	MS_INF_PB[43]	MS_INF_PB[42]	MS_INF_PB[41]	MS_INF_PB[40]
0x4C	0x00	MS_INF_PB_0_7	r	MS_INF_PB[55]	MS_INF_PB[54]	MS_INF_PB[53]	MS_INF_PB[52]	MS_INF_PB[51]	MS_INF_PB[50]	MS_INF_PB[49]	MS_INF_PB[48]
0x4D	0x00	MS_INF_PB_0_8	r	MS_INF_PB[63]	MS_INF_PB[62]	MS_INF_PB[61]	MS_INF_PB[60]	MS_INF_PB[59]	MS_INF_PB[58]	MS_INF_PB[57]	MS_INF_PB[56]
0x4E	0x00	MS_INF_PB_0_9	r	MS_INF_PB[71]	MS_INF_PB[70]	MS_INF_PB[69]	MS_INF_PB[68]	MS_INF_PB[67]	MS_INF_PB[66]	MS_INF_PB[65]	MS_INF_PB[64]
0x4F	0x00	MS_INF_PB_0_10	r	MS_INF_PB[79]	MS_INF_PB[78]	MS_INF_PB[77]	MS_INF_PB[76]	MS_INF_PB[75]	MS_INF_PB[74]	MS_INF_PB[73]	MS_INF_PB[72]
0x50	0x00	MS_INF_PB_0_11	r	MS_INF_PB[87]	MS_INF_PB[86]	MS_INF_PB[85]	MS_INF_PB[84]	MS_INF_PB[83]	MS_INF_PB[82]	MS_INF_PB[81]	MS_INF_PB[80]
0x51	0x00	MS_INF_PB_0_12	r	MS_INF_PB[95]	MS_INF_PB[94]	MS_INF_PB[93]	MS_INF_PB[92]	MS_INF_PB[91]	MS_INF_PB[90]	MS_INF_PB[89]	MS_INF_PB[88]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x52	0x00	MS_INF_PB_0_13	r	MS_INF_PB[103]	MS_INF_PB[102]	MS_INF_PB[101]	MS_INF_PB[100]	MS_INF_PB[99]	MS_INF_PB[98]	MS_INF_PB[97]	MS_INF_PB[96]
0x53	0x00	MS_INF_PB_0_14	r	MS_INF_PB[111]	MS_INF_PB[110]	MS_INF_PB[109]	MS_INF_PB[108]	MS_INF_PB[107]	MS_INF_PB[106]	MS_INF_PB[105]	MS_INF_PB[104]
0x54	0x00	VS_INF_PB_0_1	r	VS_INF_PB[7]	VS_INF_PB[6]	VS_INF_PB[5]	VS_INF_PB[4]	VS_INF_PB[3]	VS_INF_PB[2]	VS_INF_PB[1]	VS_INF_PB[0]
0x55	0x00	VS_INF_PB_0_2	r	VS_INF_PB[15]	VS_INF_PB[14]	VS_INF_PB[13]	VS_INF_PB[12]	VS_INF_PB[11]	VS_INF_PB[10]	VS_INF_PB[9]	VS_INF_PB[8]
0x56	0x00	VS_INF_PB_0_3	r	VS_INF_PB[23]	VS_INF_PB[22]	VS_INF_PB[21]	VS_INF_PB[20]	VS_INF_PB[19]	VS_INF_PB[18]	VS_INF_PB[17]	VS_INF_PB[16]
0x57	0x00	VS_INF_PB_0_4	r	VS_INF_PB[31]	VS_INF_PB[30]	VS_INF_PB[29]	VS_INF_PB[28]	VS_INF_PB[27]	VS_INF_PB[26]	VS_INF_PB[25]	VS_INF_PB[24]
0x58	0x00	VS_INF_PB_0_5	r	VS_INF_PB[39]	VS_INF_PB[38]	VS_INF_PB[37]	VS_INF_PB[36]	VS_INF_PB[35]	VS_INF_PB[34]	VS_INF_PB[33]	VS_INF_PB[32]
0x59	0x00	VS_INF_PB_0_6	r	VS_INF_PB[47]	VS_INF_PB[46]	VS_INF_PB[45]	VS_INF_PB[44]	VS_INF_PB[43]	VS_INF_PB[42]	VS_INF_PB[41]	VS_INF_PB[40]
0x5A	0x00	VS_INF_PB_0_7	r	VS_INF_PB[55]	VS_INF_PB[54]	VS_INF_PB[53]	VS_INF_PB[52]	VS_INF_PB[51]	VS_INF_PB[50]	VS_INF_PB[49]	VS_INF_PB[48]
0x5B	0x00	VS_INF_PB_0_8	r	VS_INF_PB[63]	VS_INF_PB[62]	VS_INF_PB[61]	VS_INF_PB[60]	VS_INF_PB[59]	VS_INF_PB[58]	VS_INF_PB[57]	VS_INF_PB[56]
0x5C	0x00	VS_INF_PB_0_9	r	VS_INF_PB[71]	VS_INF_PB[70]	VS_INF_PB[69]	VS_INF_PB[68]	VS_INF_PB[67]	VS_INF_PB[66]	VS_INF_PB[65]	VS_INF_PB[64]
0x5D	0x00	VS_INF_PB_0_10	r	VS_INF_PB[79]	VS_INF_PB[78]	VS_INF_PB[77]	VS_INF_PB[76]	VS_INF_PB[75]	VS_INF_PB[74]	VS_INF_PB[73]	VS_INF_PB[72]
0x5E	0x00	VS_INF_PB_0_11	r	VS_INF_PB[87]	VS_INF_PB[86]	VS_INF_PB[85]	VS_INF_PB[84]	VS_INF_PB[83]	VS_INF_PB[82]	VS_INF_PB[81]	VS_INF_PB[80]
0x5F	0x00	VS_INF_PB_0_12	r	VS_INF_PB[95]	VS_INF_PB[94]	VS_INF_PB[93]	VS_INF_PB[92]	VS_INF_PB[91]	VS_INF_PB[90]	VS_INF_PB[89]	VS_INF_PB[88]
0x60	0x00	VS_INF_PB_0_13	r	VS_INF_PB[103]	VS_INF_PB[102]	VS_INF_PB[101]	VS_INF_PB[100]	VS_INF_PB[99]	VS_INF_PB[98]	VS_INF_PB[97]	VS_INF_PB[96]
0x61	0x00	VS_INF_PB_0_14	r	VS_INF_PB[111]	VS_INF_PB[110]	VS_INF_PB[109]	VS_INF_PB[108]	VS_INF_PB[107]	VS_INF_PB[106]	VS_INF_PB[105]	VS_INF_PB[104]
0x62	0x00	VS_INF_PB_0_15	r	VS_INF_PB[119]	VS_INF_PB[118]	VS_INF_PB[117]	VS_INF_PB[116]	VS_INF_PB[115]	VS_INF_PB[114]	VS_INF_PB[113]	VS_INF_PB[112]
0x63	0x00	VS_INF_PB_0_16	r	VS_INF_PB[127]	VS_INF_PB[126]	VS_INF_PB[125]	VS_INF_PB[124]	VS_INF_PB[123]	VS_INF_PB[122]	VS_INF_PB[121]	VS_INF_PB[120]
0x64	0x00	VS_INF_PB_0_17	r	VS_INF_PB[135]	VS_INF_PB[134]	VS_INF_PB[133]	VS_INF_PB[132]	VS_INF_PB[131]	VS_INF_PB[130]	VS_INF_PB[129]	VS_INF_PB[128]
0x65	0x00	VS_INF_PB_0_18	r	VS_INF_PB[143]	VS_INF_PB[142]	VS_INF_PB[141]	VS_INF_PB[140]	VS_INF_PB[139]	VS_INF_PB[138]	VS_INF_PB[137]	VS_INF_PB[136]
0x66	0x00	VS_INF_PB_0_19	r	VS_INF_PB[151]	VS_INF_PB[150]	VS_INF_PB[149]	VS_INF_PB[148]	VS_INF_PB[147]	VS_INF_PB[146]	VS_INF_PB[145]	VS_INF_PB[144]
0x67	0x00	VS_INF_PB_0_20	r	VS_INF_PB[159]	VS_INF_PB[158]	VS_INF_PB[157]	VS_INF_PB[156]	VS_INF_PB[155]	VS_INF_PB[154]	VS_INF_PB[153]	VS_INF_PB[152]
0x68	0x00	VS_INF_PB_0_21	r	VS_INF_PB[167]	VS_INF_PB[166]	VS_INF_PB[165]	VS_INF_PB[164]	VS_INF_PB[163]	VS_INF_PB[162]	VS_INF_PB[161]	VS_INF_PB[160]
0x69	0x00	VS_INF_PB_0_22	r	VS_INF_PB[175]	VS_INF_PB[174]	VS_INF_PB[173]	VS_INF_PB[172]	VS_INF_PB[171]	VS_INF_PB[170]	VS_INF_PB[169]	VS_INF_PB[168]
0x6A	0x00	VS_INF_PB_0_23	r	VS_INF_PB[183]	VS_INF_PB[182]	VS_INF_PB[181]	VS_INF_PB[180]	VS_INF_PB[179]	VS_INF_PB[178]	VS_INF_PB[177]	VS_INF_PB[176]
0x6B	0x00	VS_INF_PB_0_24	r	VS_INF_PB[191]	VS_INF_PB[190]	VS_INF_PB[189]	VS_INF_PB[188]	VS_INF_PB[187]	VS_INF_PB[186]	VS_INF_PB[185]	VS_INF_PB[184]
0x6C	0x00	VS_INF_PB_0_25	r	VS_INF_PB[199]	VS_INF_PB[198]	VS_INF_PB[197]	VS_INF_PB[196]	VS_INF_PB[195]	VS_INF_PB[194]	VS_INF_PB[193]	VS_INF_PB[192]
0x6D	0x00	VS_INF_PB_0_26	r	VS_INF_PB[207]	VS_INF_PB[206]	VS_INF_PB[205]	VS_INF_PB[204]	VS_INF_PB[203]	VS_INF_PB[202]	VS_INF_PB[201]	VS_INF_PB[200]
0x6E	0x00	VS_INF_PB_0_27	r	VS_INF_PB[215]	VS_INF_PB[214]	VS_INF_PB[213]	VS_INF_PB[212]	VS_INF_PB[211]	VS_INF_PB[210]	VS_INF_PB[209]	VS_INF_PB[208]
0x6F	0x00	VS_INF_PB_0_28	r	VS_INF_PB[223]	VS_INF_PB[222]	VS_INF_PB[221]	VS_INF_PB[220]	VS_INF_PB[219]	VS_INF_PB[218]	VS_INF_PB[217]	VS_INF_PB[216]
0x70	0x00	ACP_PB_0_1	r	ACP_PB[7]	ACP_PB[6]	ACP_PB[5]	ACP_PB[4]	ACP_PB[3]	ACP_PB[2]	ACP_PB[1]	ACP_PB[0]
0x71	0x00	ACP_PB_0_2	r	ACP_PB[15]	ACP_PB[14]	ACP_PB[13]	ACP_PB[12]	ACP_PB[11]	ACP_PB[10]	ACP_PB[9]	ACP_PB[8]
0x72	0x00	ACP_PB_0_3	r	ACP_PB[23]	ACP_PB[22]	ACP_PB[21]	ACP_PB[20]	ACP_PB[19]	ACP_PB[18]	ACP_PB[17]	ACP_PB[16]
0x73	0x00	ACP_PB_0_4	r	ACP_PB[31]	ACP_PB[30]	ACP_PB[29]	ACP_PB[28]	ACP_PB[27]	ACP_PB[26]	ACP_PB[25]	ACP_PB[24]
0x74	0x00	ACP_PB_0_5	r	ACP_PB[39]	ACP_PB[38]	ACP_PB[37]	ACP_PB[36]	ACP_PB[35]	ACP_PB[34]	ACP_PB[33]	ACP_PB[32]
0x75	0x00	ACP_PB_0_6	r	ACP_PB[47]	ACP_PB[46]	ACP_PB[45]	ACP_PB[44]	ACP_PB[43]	ACP_PB[42]	ACP_PB[41]	ACP_PB[40]
0x76	0x00	ACP_PB_0_7	r	ACP_PB[55]	ACP_PB[54]	ACP_PB[53]	ACP_PB[52]	ACP_PB[51]	ACP_PB[50]	ACP_PB[49]	ACP_PB[48]
0x77	0x00	ACP_PB_0_8	r	ACP_PB[63]	ACP_PB[62]	ACP_PB[61]	ACP_PB[60]	ACP_PB[59]	ACP_PB[58]	ACP_PB[57]	ACP_PB[56]
0x78	0x00	ACP_PB_0_9	r	ACP_PB[71]	ACP_PB[70]	ACP_PB[69]	ACP_PB[68]	ACP_PB[67]	ACP_PB[66]	ACP_PB[65]	ACP_PB[64]
0x79	0x00	ACP_PB_0_10	r	ACP_PB[79]	ACP_PB[78]	ACP_PB[77]	ACP_PB[76]	ACP_PB[75]	ACP_PB[74]	ACP_PB[73]	ACP_PB[72]
0x7A	0x00	ACP_PB_0_11	r	ACP_PB[87]	ACP_PB[86]	ACP_PB[85]	ACP_PB[84]	ACP_PB[83]	ACP_PB[82]	ACP_PB[81]	ACP_PB[80]
0x7B	0x00	ACP_PB_0_12	r	ACP_PB[95]	ACP_PB[94]	ACP_PB[93]	ACP_PB[92]	ACP_PB[91]	ACP_PB[90]	ACP_PB[89]	ACP_PB[88]
0x7C	0x00	ACP_PB_0_13	r	ACP_PB[103]	ACP_PB[102]	ACP_PB[101]	ACP_PB[100]	ACP_PB[99]	ACP_PB[98]	ACP_PB[97]	ACP_PB[96]
0x7D	0x00	ACP_PB_0_14	r	ACP_PB[111]	ACP_PB[110]	ACP_PB[109]	ACP_PB[108]	ACP_PB[107]	ACP_PB[106]	ACP_PB[105]	ACP_PB[104]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x7E	0x00	ACP_PB_0_15	r	ACP_PB[119]	ACP_PB[118]	ACP_PB[117]	ACP_PB[116]	ACP_PB[115]	ACP_PB[114]	ACP_PB[113]	ACP_PB[112]
0x7F	0x00	ACP_PB_0_16	r	ACP_PB[127]	ACP_PB[126]	ACP_PB[125]	ACP_PB[124]	ACP_PB[123]	ACP_PB[122]	ACP_PB[121]	ACP_PB[120]
0x80	0x00	ACP_PB_0_17	r	ACP_PB[135]	ACP_PB[134]	ACP_PB[133]	ACP_PB[132]	ACP_PB[131]	ACP_PB[130]	ACP_PB[129]	ACP_PB[128]
0x81	0x00	ACP_PB_0_18	r	ACP_PB[143]	ACP_PB[142]	ACP_PB[141]	ACP_PB[140]	ACP_PB[139]	ACP_PB[138]	ACP_PB[137]	ACP_PB[136]
0x82	0x00	ACP_PB_0_19	r	ACP_PB[151]	ACP_PB[150]	ACP_PB[149]	ACP_PB[148]	ACP_PB[147]	ACP_PB[146]	ACP_PB[145]	ACP_PB[144]
0x83	0x00	ACP_PB_0_20	r	ACP_PB[159]	ACP_PB[158]	ACP_PB[157]	ACP_PB[156]	ACP_PB[155]	ACP_PB[154]	ACP_PB[153]	ACP_PB[152]
0x84	0x00	ACP_PB_0_21	r	ACP_PB[167]	ACP_PB[166]	ACP_PB[165]	ACP_PB[164]	ACP_PB[163]	ACP_PB[162]	ACP_PB[161]	ACP_PB[160]
0x85	0x00	ACP_PB_0_22	r	ACP_PB[175]	ACP_PB[174]	ACP_PB[173]	ACP_PB[172]	ACP_PB[171]	ACP_PB[170]	ACP_PB[169]	ACP_PB[168]
0x86	0x00	ACP_PB_0_23	r	ACP_PB[183]	ACP_PB[182]	ACP_PB[181]	ACP_PB[180]	ACP_PB[179]	ACP_PB[178]	ACP_PB[177]	ACP_PB[176]
0x87	0x00	ACP_PB_0_24	r	ACP_PB[191]	ACP_PB[190]	ACP_PB[189]	ACP_PB[188]	ACP_PB[187]	ACP_PB[186]	ACP_PB[185]	ACP_PB[184]
0x88	0x00	ACP_PB_0_25	r	ACP_PB[199]	ACP_PB[198]	ACP_PB[197]	ACP_PB[196]	ACP_PB[195]	ACP_PB[194]	ACP_PB[193]	ACP_PB[192]
0x89	0x00	ACP_PB_0_26	r	ACP_PB[207]	ACP_PB[206]	ACP_PB[205]	ACP_PB[204]	ACP_PB[203]	ACP_PB[202]	ACP_PB[201]	ACP_PB[200]
0x8A	0x00	ACP_PB_0_27	r	ACP_PB[215]	ACP_PB[214]	ACP_PB[213]	ACP_PB[212]	ACP_PB[211]	ACP_PB[210]	ACP_PB[209]	ACP_PB[208]
0x8B	0x00	ACP_PB_0_28	r	ACP_PB[223]	ACP_PB[222]	ACP_PB[221]	ACP_PB[220]	ACP_PB[219]	ACP_PB[218]	ACP_PB[217]	ACP_PB[216]
0x8C	0x00	ISRC1_PB_0_1	r	ISRC1_PB[7]	ISRC1_PB[6]	ISRC1_PB[5]	ISRC1_PB[4]	ISRC1_PB[3]	ISRC1_PB[2]	ISRC1_PB[1]	ISRC1_PB[0]
0x8D	0x00	ISRC1_PB_0_2	r	ISRC1_PB[15]	ISRC1_PB[14]	ISRC1_PB[13]	ISRC1_PB[12]	ISRC1_PB[11]	ISRC1_PB[10]	ISRC1_PB[9]	ISRC1_PB[8]
0x8E	0x00	ISRC1_PB_0_3	r	ISRC1_PB[23]	ISRC1_PB[22]	ISRC1_PB[21]	ISRC1_PB[20]	ISRC1_PB[19]	ISRC1_PB[18]	ISRC1_PB[17]	ISRC1_PB[16]
0x8F	0x00	ISRC1_PB_0_4	r	ISRC1_PB[31]	ISRC1_PB[30]	ISRC1_PB[29]	ISRC1_PB[28]	ISRC1_PB[27]	ISRC1_PB[26]	ISRC1_PB[25]	ISRC1_PB[24]
0x90	0x00	ISRC1_PB_0_5	r	ISRC1_PB[39]	ISRC1_PB[38]	ISRC1_PB[37]	ISRC1_PB[36]	ISRC1_PB[35]	ISRC1_PB[34]	ISRC1_PB[33]	ISRC1_PB[32]
0x91	0x00	ISRC1_PB_0_6	r	ISRC1_PB[47]	ISRC1_PB[46]	ISRC1_PB[45]	ISRC1_PB[44]	ISRC1_PB[43]	ISRC1_PB[42]	ISRC1_PB[41]	ISRC1_PB[40]
0x92	0x00	ISRC1_PB_0_7	r	ISRC1_PB[55]	ISRC1_PB[54]	ISRC1_PB[53]	ISRC1_PB[52]	ISRC1_PB[51]	ISRC1_PB[50]	ISRC1_PB[49]	ISRC1_PB[48]
0x93	0x00	ISRC1_PB_0_8	r	ISRC1_PB[63]	ISRC1_PB[62]	ISRC1_PB[61]	ISRC1_PB[60]	ISRC1_PB[59]	ISRC1_PB[58]	ISRC1_PB[57]	ISRC1_PB[56]
0x94	0x00	ISRC1_PB_0_9	r	ISRC1_PB[71]	ISRC1_PB[70]	ISRC1_PB[69]	ISRC1_PB[68]	ISRC1_PB[67]	ISRC1_PB[66]	ISRC1_PB[65]	ISRC1_PB[64]
0x95	0x00	ISRC1_PB_0_10	r	ISRC1_PB[79]	ISRC1_PB[78]	ISRC1_PB[77]	ISRC1_PB[76]	ISRC1_PB[75]	ISRC1_PB[74]	ISRC1_PB[73]	ISRC1_PB[72]
0x96	0x00	ISRC1_PB_0_11	r	ISRC1_PB[87]	ISRC1_PB[86]	ISRC1_PB[85]	ISRC1_PB[84]	ISRC1_PB[83]	ISRC1_PB[82]	ISRC1_PB[81]	ISRC1_PB[80]
0x97	0x00	ISRC1_PB_0_12	r	ISRC1_PB[95]	ISRC1_PB[94]	ISRC1_PB[93]	ISRC1_PB[92]	ISRC1_PB[91]	ISRC1_PB[90]	ISRC1_PB[89]	ISRC1_PB[88]
0x98	0x00	ISRC1_PB_0_13	r	ISRC1_PB[103]	ISRC1_PB[102]	ISRC1_PB[101]	ISRC1_PB[100]	ISRC1_PB[99]	ISRC1_PB[98]	ISRC1_PB[97]	ISRC1_PB[96]
0x99	0x00	ISRC1_PB_0_14	r	ISRC1_PB[111]	ISRC1_PB[110]	ISRC1_PB[109]	ISRC1_PB[108]	ISRC1_PB[107]	ISRC1_PB[106]	ISRC1_PB[105]	ISRC1_PB[104]
0x9A	0x00	ISRC1_PB_0_15	r	ISRC1_PB[119]	ISRC1_PB[118]	ISRC1_PB[117]	ISRC1_PB[116]	ISRC1_PB[115]	ISRC1_PB[114]	ISRC1_PB[113]	ISRC1_PB[112]
0x9B	0x00	ISRC1_PB_0_16	r	ISRC1_PB[127]	ISRC1_PB[126]	ISRC1_PB[125]	ISRC1_PB[124]	ISRC1_PB[123]	ISRC1_PB[122]	ISRC1_PB[121]	ISRC1_PB[120]
0x9C	0x00	ISRC1_PB_0_17	r	ISRC1_PB[135]	ISRC1_PB[134]	ISRC1_PB[133]	ISRC1_PB[132]	ISRC1_PB[131]	ISRC1_PB[130]	ISRC1_PB[129]	ISRC1_PB[128]
0x9D	0x00	ISRC1_PB_0_18	r	ISRC1_PB[143]	ISRC1_PB[142]	ISRC1_PB[141]	ISRC1_PB[140]	ISRC1_PB[139]	ISRC1_PB[138]	ISRC1_PB[137]	ISRC1_PB[136]
0x9E	0x00	ISRC1_PB_0_19	r	ISRC1_PB[151]	ISRC1_PB[150]	ISRC1_PB[149]	ISRC1_PB[148]	ISRC1_PB[147]	ISRC1_PB[146]	ISRC1_PB[145]	ISRC1_PB[144]
0x9F	0x00	ISRC1_PB_0_20	r	ISRC1_PB[159]	ISRC1_PB[158]	ISRC1_PB[157]	ISRC1_PB[156]	ISRC1_PB[155]	ISRC1_PB[154]	ISRC1_PB[153]	ISRC1_PB[152]
0xA0	0x00	ISRC1_PB_0_21	r	ISRC1_PB[167]	ISRC1_PB[166]	ISRC1_PB[165]	ISRC1_PB[164]	ISRC1_PB[163]	ISRC1_PB[162]	ISRC1_PB[161]	ISRC1_PB[160]
0xA1	0x00	ISRC1_PB_0_22	r	ISRC1_PB[175]	ISRC1_PB[174]	ISRC1_PB[173]	ISRC1_PB[172]	ISRC1_PB[171]	ISRC1_PB[170]	ISRC1_PB[169]	ISRC1_PB[168]
0xA2	0x00	ISRC1_PB_0_23	r	ISRC1_PB[183]	ISRC1_PB[182]	ISRC1_PB[181]	ISRC1_PB[180]	ISRC1_PB[179]	ISRC1_PB[178]	ISRC1_PB[177]	ISRC1_PB[176]
0xA3	0x00	ISRC1_PB_0_24	r	ISRC1_PB[191]	ISRC1_PB[190]	ISRC1_PB[189]	ISRC1_PB[188]	ISRC1_PB[187]	ISRC1_PB[186]	ISRC1_PB[185]	ISRC1_PB[184]
0xA4	0x00	ISRC1_PB_0_25	r	ISRC1_PB[199]	ISRC1_PB[198]	ISRC1_PB[197]	ISRC1_PB[196]	ISRC1_PB[195]	ISRC1_PB[194]	ISRC1_PB[193]	ISRC1_PB[192]
0xA5	0x00	ISRC1_PB_0_26	r	ISRC1_PB[207]	ISRC1_PB[206]	ISRC1_PB[205]	ISRC1_PB[204]	ISRC1_PB[203]	ISRC1_PB[202]	ISRC1_PB[201]	ISRC1_PB[200]
0xA6	0x00	ISRC1_PB_0_27	r	ISRC1_PB[215]	ISRC1_PB[214]	ISRC1_PB[213]	ISRC1_PB[212]	ISRC1_PB[211]	ISRC1_PB[210]	ISRC1_PB[209]	ISRC1_PB[208]
0xA7	0x00	ISRC1_PB_0_28	r	ISRC1_PB[223]	ISRC1_PB[222]	ISRC1_PB[221]	ISRC1_PB[220]	ISRC1_PB[219]	ISRC1_PB[218]	ISRC1_PB[217]	ISRC1_PB[216]
0xA8	0x00	ISRC2_PB_0_1	r	ISRC2_PB[7]	ISRC2_PB[6]	ISRC2_PB[5]	ISRC2_PB[4]	ISRC2_PB[3]	ISRC2_PB[2]	ISRC2_PB[1]	ISRC2_PB[0]
0xA9	0x00	ISRC2_PB_0_2	r	ISRC2_PB[15]	ISRC2_PB[14]	ISRC2_PB[13]	ISRC2_PB[12]	ISRC2_PB[11]	ISRC2_PB[10]	ISRC2_PB[9]	ISRC2_PB[8]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xAA	0x00	ISRC2_PB_0_3	r	ISRC2_PB[23]	ISRC2_PB[22]	ISRC2_PB[21]	ISRC2_PB[20]	ISRC2_PB[19]	ISRC2_PB[18]	ISRC2_PB[17]	ISRC2_PB[16]
0xAB	0x00	ISRC2_PB_0_4	r	ISRC2_PB[31]	ISRC2_PB[30]	ISRC2_PB[29]	ISRC2_PB[28]	ISRC2_PB[27]	ISRC2_PB[26]	ISRC2_PB[25]	ISRC2_PB[24]
0xAC	0x00	ISRC2_PB_0_5	r	ISRC2_PB[39]	ISRC2_PB[38]	ISRC2_PB[37]	ISRC2_PB[36]	ISRC2_PB[35]	ISRC2_PB[34]	ISRC2_PB[33]	ISRC2_PB[32]
0xAD	0x00	ISRC2_PB_0_6	r	ISRC2_PB[47]	ISRC2_PB[46]	ISRC2_PB[45]	ISRC2_PB[44]	ISRC2_PB[43]	ISRC2_PB[42]	ISRC2_PB[41]	ISRC2_PB[40]
0xAE	0x00	ISRC2_PB_0_7	r	ISRC2_PB[55]	ISRC2_PB[54]	ISRC2_PB[53]	ISRC2_PB[52]	ISRC2_PB[51]	ISRC2_PB[50]	ISRC2_PB[49]	ISRC2_PB[48]
0xAF	0x00	ISRC2_PB_0_8	r	ISRC2_PB[63]	ISRC2_PB[62]	ISRC2_PB[61]	ISRC2_PB[60]	ISRC2_PB[59]	ISRC2_PB[58]	ISRC2_PB[57]	ISRC2_PB[56]
0xB0	0x00	ISRC2_PB_0_9	r	ISRC2_PB[71]	ISRC2_PB[70]	ISRC2_PB[69]	ISRC2_PB[68]	ISRC2_PB[67]	ISRC2_PB[66]	ISRC2_PB[65]	ISRC2_PB[64]
0xB1	0x00	ISRC2_PB_0_10	r	ISRC2_PB[79]	ISRC2_PB[78]	ISRC2_PB[77]	ISRC2_PB[76]	ISRC2_PB[75]	ISRC2_PB[74]	ISRC2_PB[73]	ISRC2_PB[72]
0xB2	0x00	ISRC2_PB_0_11	r	ISRC2_PB[87]	ISRC2_PB[86]	ISRC2_PB[85]	ISRC2_PB[84]	ISRC2_PB[83]	ISRC2_PB[82]	ISRC2_PB[81]	ISRC2_PB[80]
0xB3	0x00	ISRC2_PB_0_12	r	ISRC2_PB[95]	ISRC2_PB[94]	ISRC2_PB[93]	ISRC2_PB[92]	ISRC2_PB[91]	ISRC2_PB[90]	ISRC2_PB[89]	ISRC2_PB[88]
0xB4	0x00	ISRC2_PB_0_13	r	ISRC2_PB[103]	ISRC2_PB[102]	ISRC2_PB[101]	ISRC2_PB[100]	ISRC2_PB[99]	ISRC2_PB[98]	ISRC2_PB[97]	ISRC2_PB[96]
0xB5	0x00	ISRC2_PB_0_14	r	ISRC2_PB[111]	ISRC2_PB[110]	ISRC2_PB[109]	ISRC2_PB[108]	ISRC2_PB[107]	ISRC2_PB[106]	ISRC2_PB[105]	ISRC2_PB[104]
0xB6	0x00	ISRC2_PB_0_15	r	ISRC2_PB[119]	ISRC2_PB[118]	ISRC2_PB[117]	ISRC2_PB[116]	ISRC2_PB[115]	ISRC2_PB[114]	ISRC2_PB[113]	ISRC2_PB[112]
0xB7	0x00	ISRC2_PB_0_16	r	ISRC2_PB[127]	ISRC2_PB[126]	ISRC2_PB[125]	ISRC2_PB[124]	ISRC2_PB[123]	ISRC2_PB[122]	ISRC2_PB[121]	ISRC2_PB[120]
0xB8	0x00	ISRC2_PB_0_17	r	ISRC2_PB[135]	ISRC2_PB[134]	ISRC2_PB[133]	ISRC2_PB[132]	ISRC2_PB[131]	ISRC2_PB[130]	ISRC2_PB[129]	ISRC2_PB[128]
0xB9	0x00	ISRC2_PB_0_18	r	ISRC2_PB[143]	ISRC2_PB[142]	ISRC2_PB[141]	ISRC2_PB[140]	ISRC2_PB[139]	ISRC2_PB[138]	ISRC2_PB[137]	ISRC2_PB[136]
0xBA	0x00	ISRC2_PB_0_19	r	ISRC2_PB[151]	ISRC2_PB[150]	ISRC2_PB[149]	ISRC2_PB[148]	ISRC2_PB[147]	ISRC2_PB[146]	ISRC2_PB[145]	ISRC2_PB[144]
0xBB	0x00	ISRC2_PB_0_20	r	ISRC2_PB[159]	ISRC2_PB[158]	ISRC2_PB[157]	ISRC2_PB[156]	ISRC2_PB[155]	ISRC2_PB[154]	ISRC2_PB[153]	ISRC2_PB[152]
0xBC	0x00	ISRC2_PB_0_21	r	ISRC2_PB[167]	ISRC2_PB[166]	ISRC2_PB[165]	ISRC2_PB[164]	ISRC2_PB[163]	ISRC2_PB[162]	ISRC2_PB[161]	ISRC2_PB[160]
0xBD	0x00	ISRC2_PB_0_22	r	ISRC2_PB[175]	ISRC2_PB[174]	ISRC2_PB[173]	ISRC2_PB[172]	ISRC2_PB[171]	ISRC2_PB[170]	ISRC2_PB[169]	ISRC2_PB[168]
0xBE	0x00	ISRC2_PB_0_23	r	ISRC2_PB[183]	ISRC2_PB[182]	ISRC2_PB[181]	ISRC2_PB[180]	ISRC2_PB[179]	ISRC2_PB[178]	ISRC2_PB[177]	ISRC2_PB[176]
0xBF	0x00	ISRC2_PB_0_24	r	ISRC2_PB[191]	ISRC2_PB[190]	ISRC2_PB[189]	ISRC2_PB[188]	ISRC2_PB[187]	ISRC2_PB[186]	ISRC2_PB[185]	ISRC2_PB[184]
0xC0	0x00	ISRC2_PB_0_25	r	ISRC2_PB[199]	ISRC2_PB[198]	ISRC2_PB[197]	ISRC2_PB[196]	ISRC2_PB[195]	ISRC2_PB[194]	ISRC2_PB[193]	ISRC2_PB[192]
0xC1	0x00	ISRC2_PB_0_26	r	ISRC2_PB[207]	ISRC2_PB[206]	ISRC2_PB[205]	ISRC2_PB[204]	ISRC2_PB[203]	ISRC2_PB[202]	ISRC2_PB[201]	ISRC2_PB[200]
0xC2	0x00	ISRC2_PB_0_27	r	ISRC2_PB[215]	ISRC2_PB[214]	ISRC2_PB[213]	ISRC2_PB[212]	ISRC2_PB[211]	ISRC2_PB[210]	ISRC2_PB[209]	ISRC2_PB[208]
0xC3	0x00	ISRC2_PB_0_28	r	ISRC2_PB[223]	ISRC2_PB[222]	ISRC2_PB[221]	ISRC2_PB[220]	ISRC2_PB[219]	ISRC2_PB[218]	ISRC2_PB[217]	ISRC2_PB[216]
0xC4	0x00	GAMUT_MDATA_P B_0_1	r	GBD[7]	GBD[6]	GBD[5]	GBD[4]	GBD[3]	GBD[2]	GBD[1]	GBD[0]
0xC5	0x00	GAMUT_MDATA_P B_0_2	r	GBD[15]	GBD[14]	GBD[13]	GBD[12]	GBD[11]	GBD[10]	GBD[9]	GBD[8]
0xC6	0x00	GAMUT_MDATA_P B_0_3	r	GBD[23]	GBD[22]	GBD[21]	GBD[20]	GBD[19]	GBD[18]	GBD[17]	GBD[16]
0xC7	0x00	GAMUT_MDATA_P B_0_4	r	GBD[31]	GBD[30]	GBD[29]	GBD[28]	GBD[27]	GBD[26]	GBD[25]	GBD[24]
0xC8	0x00	GAMUT_MDATA_P B_0_5	r	GBD[39]	GBD[38]	GBD[37]	GBD[36]	GBD[35]	GBD[34]	GBD[33]	GBD[32]
0xC9	0x00	GAMUT_MDATA_P B_0_6	r	GBD[47]	GBD[46]	GBD[45]	GBD[44]	GBD[43]	GBD[42]	GBD[41]	GBD[40]
0xCA	0x00	GAMUT_MDATA_P B_0_7	r	GBD[55]	GBD[54]	GBD[53]	GBD[52]	GBD[51]	GBD[50]	GBD[49]	GBD[48]
0xCB	0x00	GAMUT_MDATA_P B_0_8	r	GBD[63]	GBD[62]	GBD[61]	GBD[60]	GBD[59]	GBD[58]	GBD[57]	GBD[56]
0xCC	0x00	GAMUT_MDATA_P B_0_9	r	GBD[71]	GBD[70]	GBD[69]	GBD[68]	GBD[67]	GBD[66]	GBD[65]	GBD[64]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xCD	0x00	GAMUT_MDATA_P B_0_10	r	GBD[79]	GBD[78]	GBD[77]	GBD[76]	GBD[75]	GBD[74]	GBD[73]	GBD[72]
0xCE	0x00	GAMUT_MDATA_P B_0_11	r	GBD[87]	GBD[86]	GBD[85]	GBD[84]	GBD[83]	GBD[82]	GBD[81]	GBD[80]
0xCF	0x00	GAMUT_MDATA_P B_0_12	r	GBD[95]	GBD[94]	GBD[93]	GBD[92]	GBD[91]	GBD[90]	GBD[89]	GBD[88]
0xD0	0x00	GAMUT_MDATA_P B_0_13	r	GBD[103]	GBD[102]	GBD[101]	GBD[100]	GBD[99]	GBD[98]	GBD[97]	GBD[96]
0xD1	0x00	GAMUT_MDATA_P B_0_14	r	GBD[111]	GBD[110]	GBD[109]	GBD[108]	GBD[107]	GBD[106]	GBD[105]	GBD[104]
0xD2	0x00	GAMUT_MDATA_P B_0_15	r	GBD[119]	GBD[118]	GBD[117]	GBD[116]	GBD[115]	GBD[114]	GBD[113]	GBD[112]
0xD3	0x00	GAMUT_MDATA_P B_0_16	r	GBD[127]	GBD[126]	GBD[125]	GBD[124]	GBD[123]	GBD[122]	GBD[121]	GBD[120]
0xD4	0x00	GAMUT_MDATA_P B_0_17	r	GBD[135]	GBD[134]	GBD[133]	GBD[132]	GBD[131]	GBD[130]	GBD[129]	GBD[128]
0xD5	0x00	GAMUT_MDATA_P B_0_18	r	GBD[143]	GBD[142]	GBD[141]	GBD[140]	GBD[139]	GBD[138]	GBD[137]	GBD[136]
0xD6	0x00	GAMUT_MDATA_P B_0_19	r	GBD[151]	GBD[150]	GBD[149]	GBD[148]	GBD[147]	GBD[146]	GBD[145]	GBD[144]
0xD7	0x00	GAMUT_MDATA_P B_0_20	r	GBD[159]	GBD[158]	GBD[157]	GBD[156]	GBD[155]	GBD[154]	GBD[153]	GBD[152]
0xD8	0x00	GAMUT_MDATA_P B_0_21	r	GBD[167]	GBD[166]	GBD[165]	GBD[164]	GBD[163]	GBD[162]	GBD[161]	GBD[160]
0xD9	0x00	GAMUT_MDATA_P B_0_22	r	GBD[175]	GBD[174]	GBD[173]	GBD[172]	GBD[171]	GBD[170]	GBD[169]	GBD[168]
0xDA	0x00	GAMUT_MDATA_P B_0_23	r	GBD[183]	GBD[182]	GBD[181]	GBD[180]	GBD[179]	GBD[178]	GBD[177]	GBD[176]
0xDB	0x00	GAMUT_MDATA_P B_0_24	r	GBD[191]	GBD[190]	GBD[189]	GBD[188]	GBD[187]	GBD[186]	GBD[185]	GBD[184]
0xDC	0x00	GAMUT_MDATA_P B_0_25	r	GBD[199]	GBD[198]	GBD[197]	GBD[196]	GBD[195]	GBD[194]	GBD[193]	GBD[192]
0xDD	0x00	GAMUT_MDATA_P B_0_26	r	GBD[207]	GBD[206]	GBD[205]	GBD[204]	GBD[203]	GBD[202]	GBD[201]	GBD[200]
0xDE	0x00	GAMUT_MDATA_P B_0_27	r	GBD[215]	GBD[214]	GBD[213]	GBD[212]	GBD[211]	GBD[210]	GBD[209]	GBD[208]
0xDF	0x00	GAMUT_MDATA_P B_0_28	r	GBD[223]	GBD[222]	GBD[221]	GBD[220]	GBD[219]	GBD[218]	GBD[217]	GBD[216]
0xE0	0x82	AVI_PACKET_ID	rw	AVI_PACKET_ID[7]	AVI_PACKET_ID[6]	AVI_PACKET_ID[5]	AVI_PACKET_ID[4]	AVI_PACKET_ID[3]	AVI_PACKET_ID[2]	AVI_PACKET_ID[1]	AVI_PACKET_ID[0]
0xE1	0x00	AVI_INF_VERS	r	AVI_INF_VERS[7]	AVI_INF_VERS[6]	AVI_INF_VERS[5]	AVI_INF_VERS[4]	AVI_INF_VERS[3]	AVI_INF_VERS[2]	AVI_INF_VERS[1]	AVI_INF_VERS[0]
0xE2	0x00	AVI_INF_LEN	r	AVI_INF_LEN[7]	AVI_INF_LEN[6]	AVI_INF_LEN[5]	AVI_INF_LEN[4]	AVI_INF_LEN[3]	AVI_INF_LEN[2]	AVI_INF_LEN[1]	AVI_INF_LEN[0]
0xE3	0x84	AUD_PACKET_ID	rw	AUD_PACKET_ID[7 ]	AUD_PACKET_ID[6 ]	AUD_PACKET_ID[5	AUD_PACKET_ID[4 ]	AUD_PACKET_ID[3 ]	AUD_PACKET_ID[2 ]	AUD_PACKET_ID[1 ]	AUD_PACKET_ID[0 ]
0xE4	0x00	AUD_INF_VERS	r	AUD_INF_VERS[7]	AUD_INF_VERS[6]	AUD_INF_VERS[5]	AUD_INF_VERS[4]	AUD_INF_VERS[3]	AUD_INF_VERS[2]	AUD_INF_VERS[1]	AUD_INF_VERS[0]
0xE5	0x00	AUD_INF_LEN	r	AUD_INF_LEN[7]	AUD_INF_LEN[6]	AUD_INF_LEN[5]	AUD_INF_LEN[4]	AUD_INF_LEN[3]	AUD_INF_LEN[2]	AUD_INF_LEN[1]	AUD_INF_LEN[0]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xE6	0x83	SPD_PACKET_ID	rw	SPD_PACKET_ID[7	SPD_PACKET_ID[6	SPD_PACKET_ID[5	SPD_PACKET_ID[4	SPD_PACKET_ID[3	SPD_PACKET_ID[2	SPD_PACKET_ID[1	SPD_PACKET_ID[0
0xE7	0x00	SPD_INF_VERS	r	SPD_INF_VERS[7]	SPD_INF_VERS[6]	SPD_INF_VERS[5]	SPD_INF_VERS[4]	SPD_INF_VERS[3]	SPD_INF_VERS[2]	SPD_INF_VERS[1]	SPD_INF_VERS[0]
0xE8	0x00	SPD INF LEN	r	SPD_INF_LEN[7]	SPD_INF_LEN[6]	SPD_INF_LEN[5]	SPD_INF_LEN[4]	SPD INF LEN[3]	SPD_INF_LEN[2]	SPD_INF_LEN[1]	SPD_INF_LEN[0]
0xE9	0x85	MS_PACKET_ID	rw	MS_PACKET_ID[7]	MS_PACKET_ID[6]	MS_PACKET_ID[5]	MS_PACKET_ID[4]	MS_PACKET_ID[3]	MS_PACKET_ID[2]	MS_PACKET_ID[1]	MS_PACKET_ID[0]
0xEA	0x00	MS_INF_VERS	r	MS_INF_VERS[7]	MS_INF_VERS[6]	MS INF VERS[5]	MS_INF_VERS[4]	MS INF VERS[3]	MS_INF_VERS[2]	MS_INF_VERS[1]	MS_INF_VERS[0]
0xEB	0x00	MS INF LEN	r	MS_INF_LEN[7]	MS_INF_LEN[6]	MS_INF_LEN[5]	MS_INF_LEN[4]	MS_INF_LEN[3]	MS_INF_LEN[2]	MS_INF_LEN[1]	MS_INF_LEN[0]
0xEC	0x81	VS PACKET ID	rw	VS_PACKET_ID[7]	VS_PACKET_ID[6]	VS_PACKET_ID[5]	VS_PACKET_ID[4]	VS_PACKET_ID[3]	VS_PACKET_ID[2]	VS_PACKET_ID[1]	VS PACKET ID[0]
0xED	0x00	VS_INF_VERS	r	VS_INF_VERS[7]	VS_INF_VERS[6]	VS_INF_VERS[5]	VS_INF_VERS[4]	VS_INF_VERS[3]	VS_INF_VERS[2]	VS_INF_VERS[1]	VS_INF_VERS[0]
0xEE	0x00	VS_INF_LEN	r	VS_INF_LEN[7]	VS_INF_LEN[6]	VS_INF_LEN[5]	VS_INF_LEN[4]	VS_INF_LEN[3]	VS_INF_LEN[2]	VS_INF_LEN[1]	VS_INF_LEN[0]
0xEF	0x04	ACP PACKET ID	rw	ACP_PACKET_ID[7	ACP_PACKET_ID[6	ACP_PACKET_ID[5	ACP_PACKET_ID[4	ACP_PACKET_ID[3	ACP_PACKET_ID[2	ACP_PACKET_ID[1	ACP_PACKET_ID[0
UXLI	0.04		I VV	]	]	]	]	]	]	]	]
0xF0	0x00	ACP_TYPE	r	ACP_TYPE[7]	ACP_TYPE[6]	ACP_TYPE[5]	ACP_TYPE[4]	ACP_TYPE[3]	ACP_TYPE[2]	ACP_TYPE[1]	ACP_TYPE[0]
0xF1	0x00	ACP_HEADER2	r	ACP_HEADER2[7]	ACP_HEADER2[6]	ACP_HEADER2[5]	ACP_HEADER2[4]	ACP_HEADER2[3]	ACP_HEADER2[2]	ACP_HEADER2[1]	ACP_HEADER2[0]
0xF2	0x05	ISRC1 PACKET ID	rw	ISRC1_PACKET_ID[	ISRC1_PACKET_ID[	ISRC1_PACKET_ID[	ISRC1_PACKET_ID[	ISRC1_PACKET_ID[	ISRC1_PACKET_ID[	ISRC1_PACKET_ID[	ISRC1_PACKET_ID[
- OXI 2	0,05	ISINCI_I ACKEI_ID	1 00	7]	6]	5]	4]	3]	2]	1]	0]
0xF3	0x00	ISRC1 HEADER1	r	ISRC1_HEADER1[7	ISRC1_HEADER1[6	ISRC1_HEADER1[5	ISRC1_HEADER1[4	ISRC1_HEADER1[3	ISRC1_HEADER1[2	ISRC1_HEADER1[1	ISRC1_HEADER1[0
			-	]					]		
0xF4	0x00	ISRC1_HEADER2	r	ISRC1_HEADER2[7	ISRC1_HEADER2[6	ISRC1_HEADER2[5	ISRC1_HEADER2[4	ISRC1_HEADER2[3	ISRC1_HEADER2[2	ISRC1_HEADER2[1	ISRC1_HEADER2[0
		_		ICDC2 DACKET IDI	ICDC2 DACKET IDI	JCDC2 DACKET IDI	ICDC3 DACKET IDI	JCDC2 DACKET IDI	ICDC2 DACKET IDI	ICDC2 DACKET IDI	ICDC2 DACKET IDI
0xF5	0x06	ISRC2_PACKET_ID	rw	ISRC2_PACKET_ID[	ISRC2_PACKET_ID[ 6]	ISRC2_PACKET_ID[	ISRC2_PACKET_ID[	ISRC2_PACKET_ID[	ISRC2_PACKET_ID[	ISRC2_PACKET_ID[	ISRC2_PACKET_ID[
				ISRC2 HEADER1[7	ISRC2_HEADER1[6	ISRC2_HEADER1[5	ISRC2_HEADER1[4	ISRC2_HEADER1[3	ISRC2_HEADER1[2	ISRC2_HEADER1[1	ISRC2_HEADER1[0
0xF6	0x00	ISRC2_HEADER1	r	13hC2_HLADLN1[/		13KC2_11LADLK1[3	13hC2_11LADLh1[4	13hC2_11LADLh1[3			13hC2_HEADENT[0
				ISRC2_HEADER2[7	ISRC2_HEADER2[6	ISRC2_HEADER2[5	ISRC2_HEADER2[4	ISRC2_HEADER2[3	ISRC2_HEADER2[2	ISRC2_HEADER2[1	ISRC2_HEADER2[0
0xF7	0x00	ISRC2_HEADER2	r	]	]	]	]	]	]	]	]
050	004	GAMUT_PACKET_I		GAMUT_PACKET_I	GAMUT_PACKET_I	GAMUT_PACKET_I	GAMUT_PACKET_I	GAMUT_PACKET_I	GAMUT_PACKET_I	GAMUT_PACKET_I	GAMUT_PACKET_I
0xF8	0x0A	D	rw	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
0xF9	0x00	GAMUT HEADER1	_	GAMUT_HEADER1	GAMUT_HEADER1	GAMUT_HEADER1	GAMUT_HEADER1	GAMUT_HEADER1	GAMUT_HEADER1	GAMUT_HEADER1	GAMUT_HEADER1
UXF9	UXUU	GAMOT_DEADERT	ı	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xFA	0x00	GAMUT HEADER2	r	GAMUT_HEADER2	GAMUT_HEADER2	GAMUT_HEADER2	GAMUT_HEADER2	GAMUT_HEADER2	GAMUT_HEADER2	GAMUT_HEADER2	GAMUT_HEADER2
UXI 7	0,00	GAMOT_FILADENZ	'	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]

#### 1.6 CP

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x2A	0x00	DE_POS_CNTRL_5	rw	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[
UXZA	0,000	DL_FO3_CNTNL_3	1 00	11]	10]	9]	8]	7]	6]	5]	4]
0x2B	0x00	DE_POS_CNTRL_6	rw	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[	CP_START_VBI_R[	CP_END_VBI_R[11	CP_END_VBI_R[10	CP_END_VBI_R[9]	CP_END_VBI_R[8]
				3]	2]	1]	0]	]	]		
0x2C	0x00	DE_POS_CNTRL_7	rw	CP_END_VBI_R[7]	CP_END_VBI_R[6]	CP_END_VBI_R[5]	CP_END_VBI_R[4]	CP_END_VBI_R[3]	CP_END_VBI_R[2]	CP_END_VBI_R[1]	CP_END_VBI_R[0]
0x2D	0x00	DE_POS_CNTRL_8	rw	CP_START_VBI_EV	CP_START_VBI_EV	CP_START_VBI_EV	CP_START_VBI_EV	CP_START_VBI_EV	CP_START_VBI_EV	CP_START_VBI_EV	CP_START_VBI_EV
				EN_R[11]	EN_R[10]	EN_R[9]	EN_R[8]	EN_R[7]	EN_R[6]	EN_R[5]	EN_R[4]
0x2E	0x00	DE_POS_CNTRL_9	rw	CP_START_VBI_EV EN_R[3]	CP_START_VBI_EV EN_R[2]	CP_START_VBI_EV EN R[1]	CP_START_VBI_EV EN R[0]	CP_END_VBI_EVE N_R[11]	CP_END_VBI_EVE N_R[10]	CP_END_VBI_EVE N_R[9]	CP_END_VBI_EVE N_R[8]
		DE_POS_CNTRL_1		CP_END_VBI_EVE	CP_END_VBI_EVE	CP_END_VBI_EVE	CP_END_VBI_EVE	CP_END_VBI_EVE	CP_END_VBI_EVE	CP_END_VBI_EVE	CP_END_VBI_EVE
0x2F	0x00	0 DL_1 O3_CNTNL_1	rw	N_R[7]	N_R[6]	N_R[5]	N_R[4]	N_R[3]	N_R[2]	N_R[1]	N_R[0]
0x30	0x00	DE_POS_ADJ_1	rw	DE_V_START_R[3]	DE_V_START_R[2]	DE_V_START_R[1]	DE_V_START_R[0]	DE_V_END_R[3]	DE_V_END_R[2]	DE_V_END_R[1]	DE_V_END_R[0]
-				DE V START EVE	DE_V_START_EVE	DE_V_START_EVE	DE_V_START_EVE	DE_V_END_EVEN_	DE_V_END_EVEN_	DE_V_END_EVEN_	DE_V_END_EVEN_
0x31	0x00	DE_POS_ADJ_2	rw	N_R[3]	N_R[2]	N_R[1]	N_R[0]	R[3]	R[2]	R[1]	R[0]
0.26	0.00	BIT_REDUCTION_									TEN_TO_EIGHT_C
0x36	0x00	DITHER	rw	-	-	-	-	-	-	-	ONV
0x3A	0x80	CONTRAST_CNTRL	rw	CP_CONTRAST[7]	CP_CONTRAST[6]	CP_CONTRAST[5]	CP_CONTRAST[4]	CP_CONTRAST[3]	CP_CONTRAST[2]	CP_CONTRAST[1]	CP_CONTRAST[0]
0x3B	0x80	SATURATION_CNT	rw	CP_SATURATION[7	CP_SATURATION[6	CP_SATURATION[5	CP_SATURATION[4	CP_SATURATION[3	CP_SATURATION[2	CP_SATURATION[1	CP_SATURATION[0
0,30	UXOU	RL	1 00	]	]	]	]	]	]	]	]
0x3C	0x00	BRIGHTNESS_CNT	rw	CP_BRIGHTNESS[7	CP_BRIGHTNESS[6	CP_BRIGHTNESS[5	CP_BRIGHTNESS[4	CP_BRIGHTNESS[3	CP_BRIGHTNESS[2	CP_BRIGHTNESS[1	CP_BRIGHTNESS[0
		RL	1 00	]	]	]	]	]	]	]	]
0x3D	0x00	HUE_CNTRL	rw	CP_HUE[7]	CP_HUE[6]	CP_HUE[5]	CP_HUE[4]	CP_HUE[3]	CP_HUE[2]	CP_HUE[1]	CP_HUE[0]
0x3E	0x00		rw	VID_ADJ_EN	-	CP_UV_ALIGN_SE	CP_UV_ALIGN_SE	CP_UV_DVAL_INV	CP_MODE_GAIN_	ALT_SAT_UV_MAN	ALT_SAT_UV
		CD DDE CAIN CN			CD MODE CAIN	L[1]	L[0]		ADJ_EN		
0x40	0x5C	CP_PRE_GAIN_CN TRL	rw	CP_MODE_GAIN_	CP_MODE_GAIN_	CP_MODE_GAIN_	CP_MODE_GAIN_	CP_MODE_GAIN_	CP_MODE_GAIN_	CP_MODE_GAIN_	CP_MODE_GAIN_
0x52	0x40	CSC_COEFFS_1	rw	ADJ[7] CSC_SCALE[1]	ADJ[6] CSC_SCALE[0]	ADJ[5] -	ADJ[4] A4[12]	ADJ[3] A4[11]	ADJ[2] A4[10]	ADJ[1] A4[9]	ADJ[0] A4[8]
0x52 0x53	0x40 0x00	CSC_COEFFS_1	rw	A4[7]	A4[6]	 A4[5]	A4[12] A4[4]	A4[1] A4[3]	A4[10] A4[2]	A4[9] A4[1]	A4[0]
0x54	0x00	CSC_COEFFS_3	rw	A4[/] -	A4[0] A3[12]	A3[11]	A3[10]	A4[5] A3[9]	A4[2] A3[8]	A3[7]	A3[6]
0x55	0x00	CSC_COEFFS_4	rw	A3[5]	A3[4]	A3[3]	A3[2]	A3[1]	A3[0]	A2[12]	A2[11]
0x56	0x00	CSC_COEFFS_5	rw	A2[10]	A2[9]	A2[8]	A2[7]	A2[6]	A2[5]	A2[4]	A2[3]
0x57	0x08	CSC_COEFFS_6	rw	A2[2]	A2[1]	A2[0]	A1[12]	A1[11]	A1[10]	A1[9]	A1[8]
0x58	0x00	CSC_COEFFS_7	rw	A1[7]	A1[6]	A1[5]	A1[4]	A1[3]	A1[2]	A1[1]	A1[0]
0x59	0x00	CSC_COEFFS_8	rw	-	-	-	B4[12]	B4[11]	B4[10]	B4[9]	B4[8]
0x5A	0x00	CSC_COEFFS_9	rw	B4[7]	B4[6]	B4[5]	B4[4]	B4[3]	B4[2]	B4[1]	B4[0]
0x5B	0x00	CSC_COEFFS_10	rw	-	B3[12]	B3[11]	B3[10]	B3[9]	B3[8]	B3[7]	B3[6]
0x5C	0x01	CSC_COEFFS_11	rw	B3[5]	B3[4]	B3[3]	B3[2]	B3[1]	B3[0]	B2[12]	B2[11]
0x5D	0x00	CSC_COEFFS_12	rw	B2[10]	B2[9]	B2[8]	B2[7]	B2[6]	B2[5]	B2[4]	B2[3]
0x5E	0x00	CSC_COEFFS_13	rw	B2[2]	B2[1]	B2[0]	B1[12]	B1[11]	B1[10]	B1[9]	B1[8]
0x5F	0x00	CSC_COEFFS_14	rw	B1[7]	B1[6]	B1[5]	B1[4]	B1[3]	B1[2]	B1[1]	B1[0]
0x60	0x00	CSC_COEFFS_15	rw	=	=	=	C4[12]	C4[11]	C4[10]	C4[9]	C4[8]
0x61	0x00	CSC_COEFFS_16	rw	C4[7]	C4[6]	C4[5]	C4[4]	C4[3]	C4[2]	C4[1]	C4[0]
0x62	0x20	CSC_COEFFS_17	rw	-	C3[12]	C3[11]	C3[10]	C3[9]	C3[8]	C3[7]	C3[6]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0x63	0x00	CSC_COEFFS_18	rw	C3[5]	C3[4]	C3[3]	C3[2]	C3[1]	C3[0]	C2[12]	C2[11]
0x64	0x00	CSC_COEFFS_19	rw	C2[10]	C2[9]	C2[8]	C2[7]	C2[6]	C2[5]	C2[4]	C2[3]
0x65	0x00	CSC_COEFFS_20	rw	C2[2]	C2[1]	C2[0]	C1[12]	C1[11]	C1[10]	C1[9]	C1[8]
0x66	0x00	CSC_COEFFS_21	rw	C1[7]	C1[6]	C1[5]	C1[4]	C1[3]	C1[2]	C1[1]	C1[0]
0x68	0xF0	CSC_DECIM_CNTR L	rw	CSC_COEFF_SEL[3	CSC_COEFF_SEL[2	CSC_COEFF_SEL[1	CSC_COEFF_SEL[0	-	-	-	-
0x69	0x04		rw	-	-	-	MAN_CP_CSC_EN	-	-	-	-
0x77	0xFF	OFFSET_CNTRL_1	rw	CP_PREC[1]	CP_PREC[0]	-	-	-	-	-	-
0x7B	0x05	AVCODE_CNTRL	rw	AV_INV_F	AV_INV_V	-	-	-	AV_POS_SEL	-	DE_WITH_AVCOD E
0x7C	0xC0	SYNC_CNTRL_1	rw	CP_INV_HS	CP_INV_VS	-	CP_INV_DE	START_HS[9]	START_HS[8]	END_HS[9]	END_HS[8]
0x7D	0x00	SYNC_CNTRL_2	rw	END_HS[7]	END_HS[6]	END_HS[5]	END_HS[4]	END_HS[3]	END_HS[2]	END_HS[1]	END_HS[0]
0x7E	0x00	SYNC_CNTRL_3	rw	START_HS[7]	START_HS[6]	START_HS[5]	START_HS[4]	START_HS[3]	START_HS[2]	START_HS[1]	START_HS[0]
0x7F	0x00	SYNC_CNTRL_4	rw	START_VS[3]	START_VS[2]	START_VS[1]	START_VS[0]	END_VS[3]	END_VS[2]	END_VS[1]	END_VS[0]
0x80	0x00	SYNC_CNTRL_5	rw	START_FE[3]	START_FE[2]	START_FE[1]	START_FE[0]	START_FO[3]	START_FO[2]	START_FO[1]	START_FO[0]
0x86	0x0B	SYNC_DET_CNTRL _CH1_3	rw	-	-	-	-	-	CH1_TRIG_STDI	CH1_STDI_CONT	-
0x88	0x00	DE POS ADJ 3	rw	DE_V_START_EVE	DE_V_START_EVE	DE_V_START_EVE	DE_V_START_EVE	DE_V_END_EVEN[	DE_V_END_EVEN[	DE_V_END_EVEN[	DE_V_END_EVEN[
UX00	0,000	DL_FO3_ADJ_3	1 00	N[3]	N[2]	N[1]	N[0]	3]	2]	1]	0]
0x89	0x00	SYNC_CNTRL_6	rw	START_VS_EVEN[3 ]	START_VS_EVEN[2 ]	START_VS_EVEN[1	START_VS_EVEN[0	END_VS_EVEN[3]	END_VS_EVEN[2]	END_VS_EVEN[1]	END_VS_EVEN[0]
0x8B	0x40	DE_POS_ADJ_4	rw	-	-	-	-	DE_H_START[9]	DE_H_START[8]	DE_H_END[9]	DE_H_END[8]
0x8C	0x00	DE_POS_ADJ_5	rw	DE_H_END[7]	DE_H_END[6]	DE_H_END[5]	DE_H_END[4]	DE_H_END[3]	DE_H_END[2]	DE_H_END[1]	DE_H_END[0]
0x8D	0x00	DE_POS_ADJ_6	rw	DE_H_START[7]	DE_H_START[6]	DE_H_START[5]	DE_H_START[4]	DE_H_START[3]	DE_H_START[2]	DE_H_START[1]	DE_H_START[0]
0x8E	0x00	DE_POS_ADJ_7	rw	DE_V_START[3]	DE_V_START[2]	DE_V_START[1]	DE_V_START[0]	DE_V_END[3]	DE_V_END[2]	DE_V_END[1]	DE_V_END[0]
0x8F	0x40	SYNC_DET_CNTRL _CH1_4_1	rw	-	-	-	-	-	CH1_FR_LL[10]	CH1_FR_LL[9]	CH1_FR_LL[8]
0x90	0x00	SYNC_DET_CNTRL _CH1_4_2	rw	CH1_FR_LL[7]	CH1_FR_LL[6]	CH1_FR_LL[5]	CH1_FR_LL[4]	CH1_FR_LL[3]	CH1_FR_LL[2]	CH1_FR_LL[1]	CH1_FR_LL[0]
0x91	0x40		rw	-	INTERLACED	-	-	-	-	-	-
0xA3	0x00	SYNC_DET_CNTRL _CH1_RB_1	r	-	-	-	-	CH1_LCF[11]	CH1_LCF[10]	CH1_LCF[9]	CH1_LCF[8]
0xA4	0x00	SYNC_DET_CNTRL _CH1_RB_2	r	CH1_LCF[7]	CH1_LCF[6]	CH1_LCF[5]	CH1_LCF[4]	CH1_LCF[3]	CH1_LCF[2]	CH1_LCF[1]	CH1_LCF[0]
0xAB	0x00	SYNC_DET_CNTRL _CH1_4	rw	CP_LCOUNT_MAX [11]	CP_LCOUNT_MAX [10]	CP_LCOUNT_MAX [9]	CP_LCOUNT_MAX [8]	CP_LCOUNT_MAX [7]	CP_LCOUNT_MAX [6]	CP_LCOUNT_MAX [5]	CP_LCOUNT_MAX [4]
0xAC	0x00	SYNC_DET_CNTRL _CH1_5	rw	CP_LCOUNT_MAX [3]	CP_LCOUNT_MAX [2]	CP_LCOUNT_MAX [1]	CP_LCOUNT_MAX [0]	-	-	-	-
0xB1	0x00	SYNC_DET_CNTRL _CH1_RB_3	r	CH1_STDI_DVALID	CH1_STDI_INTLCD	CH1_BL[13]	CH1_BL[12]	CH1_BL[11]	CH1_BL[10]	CH1_BL[9]	CH1_BL[8]
0xB2	0x00	SYNC_DET_CNTRL _CH1_RB_4	r	CH1_BL[7]	CH1_BL[6]	CH1_BL[5]	CH1_BL[4]	CH1_BL[3]	CH1_BL[2]	CH1_BL[1]	CH1_BL[0]
0xB3	0x00	SYNC_DET_CNTRL _CH1_RB_5	r	CH1_LCVS[4]	CH1_LCVS[3]	CH1_LCVS[2]	CH1_LCVS[1]	CH1_LCVS[0]	-	-	-

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0xB8	0x00	SYNC_DET_CNTRL _CH1_RB_6_1	r	-	-	-	CH1_FCL[12]	CH1_FCL[11]	CH1_FCL[10]	CH1_FCL[9]	CH1_FCL[8]
0xB9	0x00	SYNC_DET_CNTRL _CH1_RB_6_2	r	CH1_FCL[7]	CH1_FCL[6]	CH1_FCL[5]	CH1_FCL[4]	CH1_FCL[3]	CH1_FCL[2]	CH1_FCL[1]	CH1_FCL[0]
0xBA	0x01	HDMI_CP_CNTRL_ 1	rw	-	-	-	-	-	-	HDMI_FRUN_MO DE	HDMI_FRUN_EN
0xBE	0x00		rw	DLY_A	DLY_B	DLY_C	-	-	-	HCOUNT_ALIGN_ ADJ[4]	HCOUNT_ALIGN_ ADJ[3]
0xBF	0x12	FR_COLOR_SEL_1	rw	HCOUNT_ALIGN_ ADJ[2]	HCOUNT_ALIGN_ ADJ[1]	HCOUNT_ALIGN_ ADJ[0]	-	-	CP_DEF_COL_MA N_VAL	CP_DEF_COL_AUT O	CP_FORCE_FREER UN
0xC0	0x00	FR_COLOR_SEL_2	rw	DEF_COL_CHA[7]	DEF_COL_CHA[6]	DEF_COL_CHA[5]	DEF_COL_CHA[4]	DEF_COL_CHA[3]	DEF_COL_CHA[2]	DEF_COL_CHA[1]	DEF_COL_CHA[0]
0xC1	0x00	FR_COLOR_SEL_3	rw	DEF_COL_CHB[7]	DEF_COL_CHB[6]	DEF_COL_CHB[5]	DEF_COL_CHB[4]	DEF_COL_CHB[3]	DEF_COL_CHB[2]	DEF_COL_CHB[1]	DEF_COL_CHB[0]
0xC2	0x00	FR_COLOR_SEL_4	rw	DEF_COL_CHC[7]	DEF_COL_CHC[6]	DEF_COL_CHC[5]	DEF_COL_CHC[4]	DEF_COL_CHC[3]	DEF_COL_CHC[2]	DEF_COL_CHC[1]	DEF_COL_CHC[0]
0xC9	0x2C	CLMP_POS_CNTR L_4	rw	-	-	-	-	-	SWAP_SPLIT_AV	-	DIS_AUTO_PARA M_BUFF
0xCB	0x60	HDMI_CP_CNTRL_ 2	rw	-	-	-	-	-	-	HDMI_CP_LOCK_T HRESHOLD[1]	HDMI_CP_LOCK_T HRESHOLD[0]
0xE0	0x00		r	-	HDMI_CP_AUTOP ARM_LOCKED	HDMI_AUTOPARM _STS[1]	HDMI_AUTOPARM _STS[0]	-	-	-	-
0xF2	0x04	CP_REG_F2	rw	-	-	-	-	-	CRC_ENABLE	=	-
0xF3	0xD4	SYNC_DET_CNTRL _CH1_6	rw	-	-	CH1_FL_FR_THRE SHOLD[2]	CH1_FL_FR_THRE SHOLD[1]	CH1_FL_FR_THRE SHOLD[0]	CH1_F_RUN_THR[ 2]	CH1_F_RUN_THR[ 1]	CH1_F_RUN_THR[ 0]
0xF4	0x00	CSC_COEFF_SEL_ RB	r	CSC_COEFF_SEL_ RB[3]	CSC_COEFF_SEL_ RB[2]	CSC_COEFF_SEL_ RB[1]	CSC_COEFF_SEL_ RB[0]	-	-	-	-
0xF5	0x00		rw	-	-	-	-	-	-	BYPASS_STDI1_LO CKING	-
0xFF	0x00	CP_REG_FF	r	-	-	-	CP_FREE_RUN	-	-	-	-

#### 1.7 **CEC**

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0		
0x00	0x00			CEC_TX_FRAME_									
UXUU	UXUU		rw	HEADER[7]	HEADER[6]	HEADER[5]	HEADER[4]	HEADER[3]	HEADER[2]	HEADER[1]	HEADER[0]		
0x01	0x00			CEC_TX_FRAME_									
UXUT	UXUU		rw	DATA0[7]	DATA0[6]	DATA0[5]	DATA0[4]	DATA0[3]	DATA0[2]	DATA0[1]	DATA0[0]		
0x02	0x00		rw	CEC_TX_FRAME_									
0x02	UXUU		I VV	DATA1[7]	DATA1[6]	DATA1[5]	DATA1[4]	DATA1[3]	DATA1[2]	DATA1[1]	DATA1[0]		
0x03	0x00		rw	CEC_TX_FRAME_									
0.003	0000		I VV	DATA2[7]	DATA2[6]	DATA2[5]	DATA2[4]	DATA2[3]	DATA2[2]	DATA2[1]	DATA2[0]		
0x04	0x00		rw	CEC_TX_FRAME_									
	OXOO		1 00	DATA3[7]	DATA3[6]	DATA3[5]	DATA3[4]	DATA3[3]	DATA3[2]	DATA3[1]	DATA3[0]		
0x05	0x00		rw	CEC_TX_FRAME_									
	OXOO		1 00	DATA4[7]	DATA4[6]	DATA4[5]	DATA4[4]	DATA4[3]	DATA4[2]	DATA4[1]	DATA4[0]		
0x06	0x00		rw	CEC_TX_FRAME_									
	ONOO		. **	DATA5[7]	DATA5[6]	DATA5[5]	DATA5[4]	DATA5[3]	DATA5[2]	DATA5[1]	DATA5[0]		
0x07	0x00		rw	CEC_TX_FRAME_									
	ONOO			-	. **	DATA6[7]	DATA6[6]	DATA6[5]	DATA6[4]	DATA6[3]	DATA6[2]	DATA6[1]	DATA6[0]
0x08	0x00	rw	rw	CEC_TX_FRAME_									
	ONOO		. **	DATA7[7]	DATA7[6]	DATA7[5]	DATA7[4]	DATA7[3]	DATA7[2]	DATA7[1]	DATA7[0]		
0x09	0x00		rw	CEC_TX_FRAME_									
	one.			DATA8[7]	DATA8[6]	DATA8[5]	DATA8[4]	DATA8[3]	DATA8[2]	DATA8[1]	DATA8[0]		
0x0A	0x00		rw	CEC_TX_FRAME_									
				DATA9[7]	DATA9[6]	DATA9[5]	DATA9[4]	DATA9[3]	DATA9[2]	DATA9[1]	DATA9[0]		
0x0B	0x00		rw	CEC_TX_FRAME_									
				DATA10[7]	DATA10[6]	DATA10[5]	DATA10[4]	DATA10[3]	DATA10[2]	DATA10[1]	DATA10[0]		
0x0C	0x00	l rw l	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_	CEC_TX_FRAME_			
				DATA11[7]	DATA11[6]	DATA11[5]	DATA11[4]	DATA11[3]	DATA11[2]	DATA11[1]	DATA11[0]		
0x0D	0x00		rw	CEC_TX_FRAME_									
				DATA12[7]	DATA12[6]	DATA12[5]	DATA12[4]	DATA12[3]	DATA12[2]	DATA12[1]	DATA12[0]		
0x0E	0x00		rw	CEC_TX_FRAME_ DATA13[7]	CEC_TX_FRAME_ DATA13[6]	CEC_TX_FRAME_ DATA13[5]	CEC_TX_FRAME_ DATA13[4]	CEC_TX_FRAME_ DATA13[3]	CEC_TX_FRAME_ DATA13[2]	CEC_TX_FRAME_ DATA13[1]	CEC_TX_FRAME_ DATA13[0]		
								CEC_TX_FRAME_			CEC_TX_FRAME_		
0x0F	0x00		rw	CEC_TX_FRAME_ DATA14[7]	CEC_TX_FRAME_ DATA14[6]	CEC_TX_FRAME_ DATA14[5]	CEC_TX_FRAME_ DATA14[4]	DATA14[3]	CEC_TX_FRAME_ DATA14[2]	CEC_TX_FRAME_ DATA14[1]	DATA14[0]		
				DAIA14[7]	DAIA14[0]	DAIA 14[5]	CEC_TX_FRAME_L	CEC_TX_FRAME_L	CEC_TX_FRAME_L	CEC_TX_FRAME_L	CEC_TX_FRAME_L		
0x10	0x00		rw	-	-	-	ENGTH[4]	ENGTH[3]	ENGTH[2]	ENGTH[1]	ENGTH[0]		
0x11	0x00		rw	-	-	_		LINGTH[5]	LNOTT[2]		CEC_TX_ENABLE		
OXII	0,000		1 00					CEC_RETRY_SFT[3	CEC_RETRY_SFT[2	CEC_RETRY_SFT[1	CEC_RETRY_SFT[0		
0x12	0x13		rw	-	CEC_TX_RETRY[2]	CEC_TX_RETRY[1]	CEC_TX_RETRY[0]	1	1	1	1		
0x13	0x57		rw	CEC_TX_SFT[3]	CEC_TX_SFT[2]	CEC_TX_SFT[1]	CEC_TX_SFT[0]	CEC_TX_SFT[3]	CEC_TX_SFT[2]	CEC_TX_SFT[1]	CEC_TX_SFT[0]		
			. **	CEC_TX_SIT[5]	CEC_TX_LOWDRIV	CEC_TX_LOWDRIV	CEC_TX_LOWDRIV	CEC_TX_NACK_C	CEC_TX_NACK_C	CEC_TX_NACK_C	CEC_TX_NACK_C		
0x14	0x00	0x00	r	E_COUNTER[3]	E_COUNTER[2]	E_COUNTER[1]	E_COUNTER[0]	OUNTER[3]	OUNTER[2]	OUNTER[1]	OUNTER[0]		
				CEC_BUF0_RX_FR									
0x15	0x00		r	AME_HEADER[7]	AME_HEADER[6]	AME_HEADER[5]	AME_HEADER[4]	AME_HEADER[3]	AME_HEADER[2]	AME_HEADER[1]	AME_HEADER[0]		
				CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC BUFO RX FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC BUFO RX FR		
0x16	0x00		r	AME_DATA0[7]	AME DATA0[6]	AME_DATA0[5]	AME DATA0[4]	AME DATA0[3]	AME DATA0[2]	AME DATA0[1]	AME_DATA0[0]		
			ANIL_DAIAO[7]	AWIL_DATAO[0]	AME_DATAO[3]	AMIL_DATAU[4]	AMIL_DATAO[3]	ANIL_DATAU[2]	AMIL_DATAO[1]	AWIL_DATAO[0]			

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
		NEGIO I EN IVILIE		CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0x17	0x00		r	AME_DATA1[7]	AME_DATA1[6]	AME_DATA1[5]	AME_DATA1[4]	AME_DATA1[3]	AME_DATA1[2]	AME_DATA1[1]	AME_DATA1[0]
				CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC BUFO RX FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0x18	0x00		r	AME_DATA2[7]	AME_DATA2[6]	AME_DATA2[5]	AME_DATA2[4]	AME_DATA2[3]	AME_DATA2[2]	AME_DATA2[1]	AME_DATA2[0]
0.10	0.00			CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC BUFO RX FR
0x19	0x00		r	AME_DATA3[7]	AME_DATA3[6]	AME_DATA3[5]	AME_DATA3[4]	AME_DATA3[3]	AME_DATA3[2]	AME_DATA3[1]	AME_DATA3[0]
01 4	000		_	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
0x1A	0x00		r	AME_DATA4[7]	AME_DATA4[6]	AME_DATA4[5]	AME_DATA4[4]	AME_DATA4[3]	AME_DATA4[2]	AME_DATA4[1]	AME_DATA4[0]
0x1B	0x00			CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
UXID	UXUU		r	AME_DATA5[7]	AME_DATA5[6]	AME_DATA5[5]	AME_DATA5[4]	AME_DATA5[3]	AME_DATA5[2]	AME_DATA5[1]	AME_DATA5[0]
0x1C	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
UXIC	UXUU		ı	AME_DATA6[7]	AME_DATA6[6]	AME_DATA6[5]	AME_DATA6[4]	AME_DATA6[3]	AME_DATA6[2]	AME_DATA6[1]	AME_DATA6[0]
0x1D	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	0,000		'	AME_DATA7[7]	AME_DATA7[6]	AME_DATA7[5]	AME_DATA7[4]	AME_DATA7[3]	AME_DATA7[2]	AME_DATA7[1]	AME_DATA7[0]
0x1E	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	0,000		'	AME_DATA8[7]	AME_DATA8[6]	AME_DATA8[5]	AME_DATA8[4]	AME_DATA8[3]	AME_DATA8[2]	AME_DATA8[1]	AME_DATA8[0]
0x1F	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	OXOO			AME_DATA9[7]	AME_DATA9[6]	AME_DATA9[5]	AME_DATA9[4]	AME_DATA9[3]	AME_DATA9[2]	AME_DATA9[1]	AME_DATA9[0]
0x20	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	ONOO		·	AME_DATA10[7]	AME_DATA10[6]	AME_DATA10[5]	AME_DATA10[4]	AME_DATA10[3]	AME_DATA10[2]	AME_DATA10[1]	AME_DATA10[0]
0x21	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	0,100		·	AME_DATA11[7]	AME_DATA11[6]	AME_DATA11[5]	AME_DATA11[4]	AME_DATA11[3]	AME_DATA11[2]	AME_DATA11[1]	AME_DATA11[0]
0x22	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
	0,100		·	AME_DATA12[7]	AME_DATA12[6]	AME_DATA12[5]	AME_DATA12[4]	AME_DATA12[3]	AME_DATA12[2]	AME_DATA12[1]	AME_DATA12[0]
0x23	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
			-	AME_DATA13[7]	AME_DATA13[6]	AME_DATA13[5]	AME_DATA13[4]	AME_DATA13[3]	AME_DATA13[2]	AME_DATA13[1]	AME_DATA13[0]
0x24	0x00		r	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
				AME_DATA14[7]	AME_DATA14[6]	AME_DATA14[5]	AME_DATA14[4]	AME_DATA14[3]	AME_DATA14[2]	AME_DATA14[1]	AME_DATA14[0]
0x25	0x00		r	-	-	-	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR	CEC_BUF0_RX_FR
					ere i o eletti i n	CEC 1001011 10	AME_LENGTH[4]	AME_LENGTH[3]	AME_LENGTH[2]	AME_LENGTH[1]	AME_LENGTH[0]
0x27	0x10		rw	-	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_ERROR_REPO	CEC_ERROR_DET_	CEC_FORCE_NAC	CEC_FORCE_IGNO
				CEC LOCICAL AD	DRESS_MASK[2]	DRESS_MASK[1]	DRESS_MASK[0]	RT_MODE	MODE	K K	RE
0x28	0xFF		rw	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD	CEC_LOGICAL_AD
				DRESS1[3]	DRESS1[2]	DRESS1[1]	DRESS1[0]	DRESS0[3]	DRESS0[2]	DRESSO[1]	DRESSO[0]
0x29	0x0F		rw	-	-	-	-	CEC_LOGICAL_AD DRESS2[3]	CEC_LOGICAL_AD DRESS2[2]	CEC_LOGICAL_AD DRESS2[1]	CEC_LOGICAL_AD DRESS2[0]
0x2A	0x3E		w		-			DRES52[3]	DRES52[2]	DRESS2[1]	CEC_POWER_UP
UXZA	UX3E		rw	-	-	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_GLITCH_FILT	CEC_POWER_OP  CEC_GLITCH_FILT
0x2B	0x07		rw	-	-	ER_CTRL[5]		ER CTRL[3]	ER CTRL[2]	ER CTRL[1]	ER CTRL[0]
						EK_CTKL[5]	ER_CTRL[4]	CEC_CLR_RX_RDY	CEC_CLR_RX_RDY	CEC_CLR_RX_RDY	EK_CTKL[U]
0x2C	0x00		sc	-	-	-	-	CEC_CLR_RX_RDY	CEC_CLR_RX_RDY	CEC_CLR_RX_RDY 0	CEC_SOFT_RESET
									CEC_DIS_AUTO_M	U	_
0x4C	0x00		rw	-	-	-	-	-	ODE	-	-
						CEC_BUF2_TIMEST	CEC_BUF2_TIMEST	CEC_BUF1_TIMEST	CEC_BUF1_TIMEST	CEC_BUF0_TIMEST	CEC_BUF0_TIMEST
0x53	0x00		r	-	-						
						AMP[1]	AMP[0]	AMP[1]	AMP[0]	AMP[1]	AMP[0]

MAIL_HEADER(S)   AME_HEADER(S)   AME_HEADER(	ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
MARE_HEADER(S)   AME_HEADER(S)   AME_HEADER(S)   AME_HEADER(S)   AME_HEADER(S)   AME_DATA(S)   AME	0.54	0.00			CEC_BUF1_RX_FR							
MARE_DATAO(5)   AME_DATAO(6)   AME_DATAO(6)   AME_DATAO(6)   AME_DATAO(6)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATA(7)   AME_DATA(8)   A	0X54	UXUU		r			AME_HEADER[5]					AME_HEADER[0]
MARE_DATAO(5)   AME_DATAO(6)   AME_DATAO(6)   AME_DATAO(6)   AME_DATAO(6)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATAO(7)   AME_DATA(7)   AME_DATA(8)   A	0.55	0.00			CEC BUF1 RX FR	CEC_BUF1_RX_FR						
CEC_BUFI_RX_FR   CEC_	0x55	0x00		r								
MME_DATA1[7]	0.56	0.00				CEC_BUF1_RX_FR	CEC_BUF1_RX_FR		CEC_BUF1_RX_FR	CEC_BUF1_RX_FR		CEC_BUF1_RX_FR
CEC_BUFI_RX_FR   CEC_	UX56	UXUU		r	AME_DATA1[7]	AME_DATA1[6]	AME_DATA1[5]	AME_DATA1[4]	AME_DATA1[3]	AME_DATA1[2]	AME_DATA1[1]	AME_DATA1[0]
AME_DATA/2/1	0,457	0,,00		_	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR	CEC_BUF1_RX_FR		CEC_BUF1_RX_FR
AME_DATA3[1]   AME_DATA3[3]   AM	UX57	UXUU		ſ	AME_DATA2[7]	AME_DATA2[6]	AME_DATA2[5]	AME_DATA2[4]	AME_DATA2[3]	AME_DATA2[2]	AME_DATA2[1]	
AME_DATA[3]  AME	0.50	0200		,								CEC_BUF1_RX_FR
MRE DATA4[3]   AME DATA4[4]   AME DATA4[3]   AME DATA5[3]   AME	0,00	0,000		ı								
AME_DATA[1]   AME_DATA[2]   AME_DATA[2]   AME_DATA[2]   AME_DATA[3]	0×50	0×00		r						CEC_BUF1_RX_FR		CEC_BUF1_RX_FR
OSS   OSS   OSS   CEC BUFF RX FR   CEC	0,239	0,000		ı								
AME_DATAS[7]   AME_DATAS[6]   AME_	0ν5Δ	0×00		r								CEC_BUF1_RX_FR
Ox50	<u> </u>	0,00		'								
AME_DATAGIT  AME_DATAGIS  AME_DATAGIS  AME_DATAGIS  AME_DATAGIS  AME_DATAGIS  AME_DATAGIS  AME_DATAGIS  AME_DATAGIS  AME_DATATIS  AME_DATAGIS  AME	0v5B	0×00		r								CEC_BUF1_RX_FR
OSS	0,50	0,00		'								
AME_DATA7(5)   AME_DATA7(6)   AME_DATA7(6)   AME_DATA7(5)   AME_DATA7(7)   AME_	0x5C	0x00		r								
0x5D         0x00         r         AME_DATA8[7]         AME_DATA8[6]         AME_DATA8[6]         AME_DATA8[6]         AME_DATA8[7]         AME_DATA8[		0,100		· ·								
AME_DATAB[7]   AME_DATAB[6]   AME_DATAB[6]   AME_DATAB[7]   AME_	0x5D	0x00		r								
MRE_DATA9[7]   AME_DATA9[5]   AME_DATA9[5]   AME_DATA9[3]   AME_DATA9[3]   AME_DATA9[3]   AME_DATA9[3]   AME_DATA9[1]   AME_DATA9[0]		0,100										
AME_DATA9[5]   AME_DATA9[5]   AME_DATA9[5]   AME_DATA9[5]   AME_DATA9[3]   AME_	0x5E	0x00		r								
NAME_DATA10[7]   AME_DATA10[6]   AME_DATA10[6]   AME_DATA10[7]   AME_DATA10[8]   AME_DATA11[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA12[8]   AME_DATA13[8]   AME_DATA13[												
AME_DATATO[7]   AME_DATATO[8]   AME_DATATO[8]   AME_DATATO[8]   AME_DATATO[8]   AME_DATATO[8]   AME_DATATO[8]   AME_DATATO[9]   AME_DATATO[9	0x5F	0x00		r								
Ox60   Ox00												
0x61         0x00         r         CEC_BUF1_RX_FR AME_DATA12[7]         CEC_BUF1_RX_FR AME_DATA12[8]         CEC_BUF1_RX_FR AME_DATA12[3]         CEC_BUF1_RX_FR AME_DATA12[3]         CEC_BUF1_RX_FR AME_DATA12[3]         CEC_BUF1_RX_FR AME_DATA12[3]         CEC_BUF1_RX_FR AME_DATA12[3]         CEC_BUF1_RX_FR AME_DATA12[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_DATA14[3]	0x60	0x00		r								
0x00         r         AME_DATA12[7]         AME_DATA12[6]         AME_DATA12[5]         AME_DATA12[4]         AME_DATA12[3]         AME_DATA12[2]         AME_DATA12[1]         AME_DATA12[0]           0x62         0x00         r         CEC_BUF1_RX_FR AME_DATA13[7]         CEC_BUF1_RX_FR AME_DATA13[6]         CEC_BUF1_RX_FR AME_DATA13[6]         CEC_BUF1_RX_FR AME_DATA13[5]         CEC_BUF1_RX_FR AME_DATA13[4]         CEC_BUF1_RX_FR AME_DATA13[3]         CEC_BUF1_RX_FR AME_DATA13[1]         CEC_BUF1_RX_FR AME_DATA13[1]         CEC_BUF1_RX_FR AME_DATA13[1]         CEC_BUF1_RX_FR AME_DATA14[1]	-											
0x62         0x00         r         CEC_BUF1_RX_FR AME_DATA13[7]         CEC_BUF1_RX_FR AME_DATA13[6]         CEC_BUF1_RX_FR AME_DATA13[6]         CEC_BUF1_RX_FR AME_DATA13[6]         CEC_BUF1_RX_FR AME_DATA13[7]	0x61	0x00		r		CEC_BUFI_RX_FK					CEC_BUFI_RX_FR	
0x02         0x00         I         AME_DATA13[7]         AME_DATA13[6]         AME_DATA13[5]         AME_DATA13[4]         AME_DATA13[3]         AME_DATA13[2]         AME_DATA13[1]         AME_DATA13[0]           0x63         0x00         r         CEC_BUF1_RX_FR AME_DATA14[7]         CEC_BUF1_RX_FR AME_DATA14[6]         CEC_BUF1_RX_FR AME_DATA14[5]         CEC_BUF1_RX_FR AME_DATA14[3]         CEC_BUF1_RX_FR AME_LENGTH[4]         CEC_BUF1_RX_FR AME_L												
0x63         0x00         r         CEC_BUF1_RX_FR AME_DATA14[6]         CEC_BUF1_RX_FR AME_DATA14[5]         CEC_BUF1_RX_FR AME_DATA14[4]         CEC_BUF1_RX_FR AME_DATA14[2]         AME_DATA14[2] <th>0x62</th> <th>0x00</th> <th></th> <th>r</th> <th></th> <th></th> <th></th> <th>AME DATA 12[4]</th> <th></th> <th></th> <th></th> <th></th>	0x62	0x00		r				AME DATA 12[4]				
0x63         0x00         r         AME_DATA14[7]         AME_DATA14[6]         AME_DATA14[5]         AME_DATA14[4]         AME_DATA14[3]         AME_DATA14[2]         AME_DATA14[1]         AME_DATA14[0]           0x64         0x00         r         -         CEC_BUF1_RX_FR AME_LENGTH[4]         CEC_BUF1_RX_FR AME_LENGTH[3]         CEC_BUF1_RX_FR AME_LENGTH[2]         CEC_BUF1_RX_FR AME_LENGTH[2]         AME_LENGTH[1]         AME_LENGTH[1]         AME_LENGTH[1]         AME_LENGTH[1]         AME_LENGTH[1]         AME_LENGTH[2]         A	-											
Ox64 Ox00	0x63	0x00		r								
Ox65 Ox00	-				AML_DAIATT[7]	AME_DATAT+[0]	AME_DAIA14[5]					
0x650x00rCEC_BUF2_RX_FR AME_HEADER[7]CEC_BUF2_RX_FR AME_HEADER[6]CEC_BUF2_RX_FR AME_HEADER[5]CEC_BUF2_RX_FR AME_HEADER[4]CEC_BUF2_RX_FR AME_HEADER[3]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[1]CEC_BUF2_RX_FR AME_HEADER[1]CEC_BUF2_RX_FR AME_HEADER[1]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_HEADER[2]CEC_BUF2_RX_FR AME_DATA0[2]CEC_BUF2_RX_FR AME_DATA0[2]CEC_BUF2_RX_FR AME_DATA1[2]CEC_BUF2_RX_FR AME_DATA1[2]CEC_BUF2_RX_FR AME_DATA2[2]CEC_BUF2_RX_FR	0x64	0x00		r	-	-	-					
0X650X00rAME_HEADER[7]AME_HEADER[6]AME_HEADER[5]AME_HEADER[4]AME_HEADER[3]AME_HEADER[2]AME_HEADER[1]AME_HEADER[1]AME_HEADER[0]0X660X00rCEC_BUF2_RX_FR AME_DATA0[7]CEC_BUF2_RX_FR AME_DATA0[6]CEC_BUF2_RX_FR AME_DATA0[6]CEC_BUF2_RX_FR AME_DATA0[5]CEC_BUF2_RX_FR AME_DATA0[4]CEC_BUF2_RX_FR AME_DATA0[3]CEC_BUF2_RX_FR AME_DATA0[3]CEC_BUF2_RX_FR AME_DATA0[2]CEC_BUF2_RX_FR AME_DATA0[1]CEC_BUF2_RX_FR AME_DATA1[1]CEC_BUF2_RX_FR AME_DATA1[2]CEC_BUF2_RX_FR AME_DATA2[2]CEC_BUF2_RX_FR AME_DATA2[1]					CFC BUF2 RX FR	CFC BUF2 RX FR	CFC BUF2 RX FR					
T CEC_BUF2_RX_FR AME_DATA0[6] AME_DATA0[5] AME_DATA0[4] AME_DATA0[3] AME_DATA0[2] AME_DATA0[1] AME_DATA0[0]  0x67 0x00 T CEC_BUF2_RX_FR AME_DATA1[7] AME_DATA1[6] AME_DATA1[6] AME_DATA1[5] AME_DATA1[4] AME_DATA1[3] AME_DATA1[2] AME_DATA1[1] AME_DATA1[0]  0x68 0x00 T CEC_BUF2_RX_FR AME_DATA2[7] AME_DATA2[6] AME_DATA2[5] AME_DATA2[4] AME_DATA2[3] AME_DATA2[2] AME_DATA2[1] AME_DATA2[1] AME_DATA2[0]  0x60 0x60 0x60 T CEC_BUF2_RX_FR CEC_BUF2_R	0x65	0x00		r								
Ox66 OX00   T   AME_DATA0[6]   AME_DATA0[5]   AME_DATA0[4]   AME_DATA0[3]   AME_DATA0[2]   AME_DATA0[1]   AME_DATA0[0]    Ox67 Ox00   T   CEC_BUF2_RX_FR   CEC_	-											
0x67     0x00     r     CEC_BUF2_RX_FR AME_DATA1[7]     CEC_BUF2_RX_FR AME_DATA1[6]     CEC_BUF2_RX_FR AME_DATA1[5]     CEC_BUF2_RX_FR AME_DATA1[3]     CEC_BUF2_RX_FR AME_DATA1[2]     CEC_BUF2_RX_FR AME_DATA1[1]     CEC_BUF2_RX_FR AME_DATA1[0]       0x68     0x00     r     CEC_BUF2_RX_FR AME_DATA2[6]     CEC_BUF2_RX_FR AME_DATA2[5]     CEC_BUF2_RX_FR AME_DATA2[3]     CEC_BUF2_RX_FR AME_DATA2[1]     CEC_BUF2_RX_FR AME_DATA2[0]       0x60     0	0x66	0x00		r								
0X67         0X00         r         AME_DATA1[7]         AME_DATA1[6]         AME_DATA1[5]         AME_DATA1[4]         AME_DATA1[3]         AME_DATA1[2]         AME_DATA1[1]         AME_DATA1[0]           0x68         0x00         r         CEC_BUF2_RX_FR CEC_BUF2_RX_FR AME_DATA2[6]         CEC_BUF2_RX_FR CEC												CEC_BUF2_RX_FR
0x68 0x00 r CEC_BUF2_RX_FR CEC_BUF2_	0x67	0x00		r								
OX68 OX00	0.66	0.00										CEC_BUF2_RX_FR
CEC_BUF2_RX_FR CEC_BUF2_RX_FR CEC_BUF2_RX_FR CEC_BUF2_RX_FR CEC_BUF2_RX_FR CEC_BUF2_RX_FR CEC_BUF2_RX_FR CEC_BUF2_RX_FR CEC_BUF2_RX_FR	0x68	UXUU		r								
	0.66	0.00										CEC_BUF2_RX_FR
AME_DATA3[7]   AME_DATA3[6]   AME_DATA3[5]   AME_DATA3[4]   AME_DATA3[3]   AME_DATA3[2]   AME_DATA3[1]   AME_DATA3[0]	0x69	UXUU		r	AME_DATA3[7]	AME_DATA3[6]	AME_DATA3[5]	AME_DATA3[4]	AME_DATA3[3]	AME_DATA3[2]	AME_DATA3[1]	AME_DATA3[0]

ADD	DEF	REGISTER NAME	ACC	7	6	5	4	3	2	1	0
0 1	000		_	CEC_BUF2_RX_FR							
0x6A	0x00		r	AME_DATA4[7]	AME_DATA4[6]	AME_DATA4[5]	AME_DATA4[4]	AME_DATA4[3]	AME_DATA4[2]	AME_DATA4[1]	AME_DATA4[0]
0.60	0.00			CEC_BUF2_RX_FR							
0x6B	0x00		r	AME_DATA5[7]	AME_DATA5[6]	AME_DATA5[5]	AME_DATA5[4]	AME_DATA5[3]	AME_DATA5[2]	AME_DATA5[1]	AME_DATA5[0]
0.66	0.00			CEC_BUF2_RX_FR							
0x6C	0x00		r	AME_DATA6[7]	AME_DATA6[6]	AME_DATA6[5]	AME_DATA6[4]	AME_DATA6[3]	AME_DATA6[2]	AME_DATA6[1]	AME_DATA6[0]
0.40	0.00			CEC_BUF2_RX_FR							
0x6D	0x00	r	r	AME_DATA7[7]	AME_DATA7[6]	AME_DATA7[5]	AME_DATA7[4]	AME_DATA7[3]	AME_DATA7[2]	AME_DATA7[1]	AME_DATA7[0]
0	000		_	CEC_BUF2_RX_FR							
0x6E	0x00		r	AME_DATA8[7]	AME_DATA8[6]	AME_DATA8[5]	AME_DATA8[4]	AME_DATA8[3]	AME_DATA8[2]	AME_DATA8[1]	AME_DATA8[0]
0,45	0x00			CEC_BUF2_RX_FR							
0x6F	UXUU		r	AME_DATA9[7]	AME_DATA9[6]	AME_DATA9[5]	AME_DATA9[4]	AME_DATA9[3]	AME_DATA9[2]	AME_DATA9[1]	AME_DATA9[0]
0x70	0x00		r	CEC_BUF2_RX_FR							
0x/0	UXUU	0,000	'	AME_DATA10[7]	AME_DATA10[6]	AME_DATA10[5]	AME_DATA10[4]	AME_DATA10[3]	AME_DATA10[2]	AME_DATA10[1]	AME_DATA10[0]
0x71	0x00		,	CEC_BUF2_RX_FR							
0.007 1	UXUU		r	AME_DATA11[7]	AME_DATA11[6]	AME_DATA11[5]	AME_DATA11[4]	AME_DATA11[3]	AME_DATA11[2]	AME_DATA11[1]	AME_DATA11[0]
0x72	0x00		r	CEC_BUF2_RX_FR							
0.7.2	0,000		'	AME_DATA12[7]	AME_DATA12[6]	AME_DATA12[5]	AME_DATA12[4]	AME_DATA12[3]	AME_DATA12[2]	AME_DATA12[1]	AME_DATA12[0]
0x73	0x00		r	CEC_BUF2_RX_FR							
0.7.3	0,000		'	AME_DATA13[7]	AME_DATA13[6]	AME_DATA13[5]	AME_DATA13[4]	AME_DATA13[3]	AME_DATA13[2]	AME_DATA13[1]	AME_DATA13[0]
0x74	0x00		r	CEC_BUF2_RX_FR							
UX/4	0,000			AME_DATA14[7]	AME_DATA14[6]	AME_DATA14[5]	AME_DATA14[4]	AME_DATA14[3]	AME_DATA14[2]	AME_DATA14[1]	AME_DATA14[0]
0x75	0x00		r	_	_	_	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR	CEC_BUF2_RX_FR
	0,000		'		_		AME_LENGTH[4]	AME_LENGTH[3]	AME_LENGTH[2]	AME_LENGTH[1]	AME_LENGTH[0]
0x76	0x00		r	-	-	-	-	-	CEC_RX_RDY2	CEC_RX_RDY1	CEC_RX_RDY0
0x77	0x00		rw	_	_	_	_	_	_	_	CEC_USE_ALL_BU
<u> </u>	0,000		1 00		_		_	_	-	-	FS
0x78	0x6D		rw	CEC_WAKE_OPCO							
0,7,0	OXOD		. **	DE0[7]	DE0[6]	DE0[5]	DE0[4]	DE0[3]	DE0[2]	DE0[1]	DE0[0]
0x79	0x8F		rw	CEC_WAKE_OPCO							
0,7,7	OXOI		. **	DE1[7]	DE1[6]	DE1[5]	DE1[4]	DE1[3]	DE1[2]	DE1[1]	DE1[0]
0x7A	0x82		rw	CEC_WAKE_OPCO							
	ONOZ			DE2[7]	DE2[6]	DE2[5]	DE2[4]	DE2[3]	DE2[2]	DE2[1]	DE2[0]
0x7B	0x04		rw	CEC_WAKE_OPCO							
	ONO I			DE3[7]	DE3[6]	DE3[5]	DE3[4]	DE3[3]	DE3[2]	DE3[1]	DE3[0]
0x7C	0x0D		rw	CEC_WAKE_OPCO							
	0,102	0,00		DE4[7]	DE4[6]	DE4[5]	DE4[4]	DE4[3]	DE4[2]	DE4[1]	DE4[0]
0x7D	0x70	rw	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	
	0,1,1	, 100		DE5[7]	DE5[6]	DE5[5]	DE5[4]	DE5[3]	DE5[2]	DE5[1]	DE5[0]
0x7E	0x42	rw	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	CEC_WAKE_OPCO	
	J			DE6[7]	DE6[6]	DE6[5]	DE6[4]	DE6[3]	DE6[2]	DE6[1]	DE6[0]
0x7F	0x41		rw	CEC_WAKE_OPCO							
	οχ 11		TVV	DE7[7]	DE7[6]	DE7[5]	DE7[4]	DE7[3]	DE7[2]	DE7[1]	DE7[0]

## 2 SIGNAL DOCUMENTATION

#### 2.1 IO

Reg	Bits	Description	
VID_STE	D[5:0]		R/W
0x00	00 <u>001000</u>	Sets the input video standard mode. Configuration is dependant on PRIM_MODE[3:0].	•
		000010 - Default value	
V_FREQ			R/W
0x01	0 <u>000</u> 0110	A control to set vertical frequency.	
		000 - 60 Hz	
		001 - 50 Hz	
		010 - 30 Hz	
		011 - 25 Hz	
		100 - 24 Hz	
		101 - Reserved	
		110 - Reserved	
		111 - Reserved	
PRIM_M	ODE[3:0]		R/W
0x01	0000 <u>0110</u>	A control to selects the primary mode of operation of the decoder. To be used with VID_STD[5:0].	•
		0000 - Reserved	
		0001 - Reserved	
		0010 - Reserved	
		0011 - Reserved	
		0100 - Reserved	
		0101 - HDMI-Comp	
		0110 - HDMI-GR	
IND COL	LOR_SPACE[3:0]	0111 - 1111 - Reserved	R/W
0x02	11110000	A control to set the colorspace of the input video. To be used in conjunction with ALT_GAMMA and RGB_OUT to	
OXOZ	<u> </u>	configure the color space converter. A value of 4'b1111 selects automatic setting of the input color space base of	
		primary mode and video standard settings. Settings 1000 to 1110 are undefined.	
		0000 - Forces RGB (range 16 to 235) input	
		0001 - Forces RGB (range 0 to 255) input	
		0010 - Forces YCrCb input (601 color space) (range 16 to 235)	
		0011 - Forces YCrCb input (709 color space) (range 16 to 235)	
		0100 - Forces XVYCC 601	
		0101 - Forces XVYCC 709	
		0110 - Forces YCrCb input (601 color space) (range 0 to 255)	
		0111 - Forces YCrCb input (709 color space) (range 0 to 255)	
ALT CA	NANAA	1111 - Input color space depends on color space reported by HDMI block.	D/M
Ox02	1111 <u>0</u> 000	A control to select the type of YPbPr colorspace conversion. This bit is to be used in conjunction with	R/W
0.02	7 1 1 1 <u>0</u> 000	INP_COLOR_SPACE[3:0] and RGB_OUT. If ALT_GAMMA is set to 1 and RGB_OUT= 0 a colorspace conversion is ap	plied to
		convert from 601 to 709 or 709 to 601. Valid only if RGB_OUT set to 0.	
		,	
		0 - No conversion	
		1 - YUV601 to YUV709 conversion applied if input is YUV601. YUV709 to YUV601 conversion applied if input	ıt is
		YUV709	
OP_656			R/W
0x02	11110 <u>0</u> 00	A control to set the output range of the digital data. It also automatically the data saturator setting.	
		O. Franklas full sustant vanus (Otto 255)	
		0 - Enables full output range (0 to 255)	
DCD OL	I T	1 - Enables limited output range (16 to 235)	D/M/
RGB_OL	111100 <u>0</u> 0	A control to select output color space and the correct digital blank level and offsets on the RGB or YPrPb output.	R/W
0x02	111100 <u>0</u> 0	used in conjunction with the INP_COLOR_SPACE[3:0] and ALT_GAMMA bits to select the applied CSC.	5. 11.15
		asea in conjunction with the first _colon_stract[s.v] and ALI_animita bits to select the applied csc.	
		0 - YPbPr color space output	
		1 - RGB color space output	
		1 Programme Transfer Company	

Reg	Bits	Description	
ALT_DAT	TA_SAT		R/W
0x02	1111000 <u>0</u>	A control to disable the data saturator that limits the output range independently of OP_656_RANGE. This bit is support extended data range modes.	used to
		0 - Data saturator enabled or disabled according to OP_656_RANGE setting.	
OD EOD	MAT_SEL[7:0]	1 - Reverses OP_656_RANGE decision to enable or disable the data saturator	R/W
0x03	00000000	A control to select the data format and pixel bus configuration. Refer to the pixel port configuration for full infor	
0.03	<u> </u>	on pixel port modes and configuration settings.  0x00 - 8-bit SDR ITU-656 mode 0x0A - 12-bit SDR ITU mode 2 0x20 - 8-bit 4:2:2 DDR mode (ITU-656 mode) 0x2A - 12-bit 4:2:2 DDR mode 2 (ITU-656 mode) 0x40 - 24-bit 4:4:4 SDR mode 0x60 - 24-bit 4:4:4 DDR mode 0x80 - 16-bit ITU-656 SDR mode 0x8A - 24-bit ITU-656 SDR mode 2	madon
OP_CH_	SEL[2:0]		R/W
0x04	<u>011</u> 00010	A control to select the configuration of the pixel data bus on the pixel pins. Refer to the pixel port configuration information on pixel port modes and configuration settings.  000 - P[23:16] Y/G, P[15:8] U/CrCb/B, P[7:0] V/R 001 - P[23:16] Y/G, P[15:8] V/R, P[7:0] U/CrCb/B 010 - P[23:16] U/CrCb/B, P[15:8] Y/G, P[7:0] V/R 011 - P[23:16] V/R, P[15:8] Y/G, P[7:0] U/CrCb/B 100 - P[23:16] U/CrCb/B, P[15:8] V/R, P[7:0]Y/G 101 - P[23:16] V/R, P[15:8] U/CrCb/B, P[7:0] Y/G 110 - Reserved 111 - Reserved	101 1411
XTAI FF	REQ_SEL[1:0]	TTT RESERVED	R/W
0x04	01100 <u>01</u> 0	A control to set the XTAL frequency used.	10,00
		00 - 27 MHz 01 - 28.63636 MHz 10 - 24.567 MHz 11 - 24.000 MHz	
F_OUT_	SEL		R/W
0x05	001 <u>0</u> 1100	A control to select DE signal or Field signal to be output on the FIELD/DE pin.  0 - DE output selected  1 - Field output selected	
	_ANK_EN		R/W
0x05	0010 <u>1</u> 100	A control to blank data during video blanking sections.  0 - Do not blank data during horizontal and vertical blanking periods.  1 - Blank data during horizontal and vertical blanking periods.	_
	_INSERT_EN		R/W
0x05	00101 <u>1</u> 00	A control to select AV code insertion into the data stream	
		0 - Does not insert AV codes into data stream 1 - Inserts AV codes into data stream	
REPL_A\	_CODE		R/W
0x05	001011 <u>0</u> 0	A control to select the duplication of the AV codes and insertion on all data channels of the output data stream  0 - Outputs complete SAV/EAV codes on all Channels, Channel A, Channel B and Channel C.  1 - Spreads AV code across the three channels. Channel B and Channel C contain the first two ten bit words and 0x000. Channel A contains the final two ten bit words 0x00 and 0xXYZ.	
	P_CB_CR		R/W
0x05	0010110 <u>0</u>	A controls the swapping of Cr and Cb data on the pixel buses.	
		0 - Outputs Cr and Cb as per OP_FORMAT_SEL 1 - Inverts the order of Cb and Cr in the interleaved data stream	

Reg	Bits	Description	
VS_OUT		A controller of NC controller Field to obtain the controller for	R/W
0x06	<u>1</u> 0100000	A control to select VSync signal or Field signal to be output on VS/Field pin.	
		0 - Field output on VS/FIELD pin	
		1 - VSync output on VS/FIELD pin	
INV_F_P		The state of the s	R/W
0x06	1010 <u>0</u> 000	A control to select the polarity of FIELD/DE signal.	
		0 - Default polarity (positive FIELD/DE polarity)	
		1 - Inverted polarity (negative FIELD/DE polarity)	
INV_VS_		A A LA LA LA LA CACACATA A LA	R/W
0x06	10100 <u>0</u> 00	A control to select the polarity of VS/FIELD signal	
		0 - Negative polarity VS/FIELD	
		1 - Positive polarity VS/FIELD	
INV_HS_		A controller of the other of the CHC Storel	R/W
0x06	101000 <u>0</u> 0	A control to select the polarity of HS signal.	
		0 - Negative polarity HS	
		1 - Positive polarity HS	
INV_LLC			R/W
0x06	1010000 <u>0</u>	A control to select the polarity of the LLC.	
		0 - Does not invert LLC	
		1 - Inverts LLC	
CORE_P			R/W
0x0B	010001 <u>0</u> 0	A power-down control for the DPP, CP core and digital sections of the HDMI core.	
		0 - Powers up CP and digital sections of HDMI block	
		1 - Powers down the CP and digital section of HDMI block.	
XTAL_P			R/W
0x0B	0100010 <u>0</u>	A power-down control for the XTAL in the digital blocks.	
		0 - Powers up XTAL buffer to the digital core.	
		1 - Powers down XTAL buffer to the digital core	
POWER_			R/W
0x0C	01 <u>1</u> 00010	A control to enable power-down mode. This is the main I2C power-down control.	
		0 - Chip is operational	
		1 - Enables chip power down	
	VE_MODE		R/W
0x0C	0110 <u>0</u> 010	A control to enable power-save mode.	
		0 - Disables power save mode	
		1 - Enables power save mode	
CP_PWR			R/W
0x0C	01100 <u>0</u> 10	A power-down control for the CP core.	
		0 - Powers up the clock to the CP core	
		1 - Powers down the clock to the CP core. HDMI block will not be affected by this bit.	
PADS_PI			R/W
0x0C	0110001 <u>0</u>	A power down control for pads of the digital output pins. When enabled pads are tristated and the input path This control applies to the FIELD/DE, HS, VS/FIELD, INT1, LLC pads and the pixel pads P0 to P23	is disabled.
		0 - Powers up the pads of the digital output pins	
		1 - Powers down the pads of the digital output pins	
	_INTERLACED		R
0x12	000 <u>0</u> 0000	A readback to indicate the interlaced status of the currently selected STDI block applied to the CP core.	
		0 - Selected STDI has detected a progressive input	
		1 - Selected STDI has detected a progressive input.	
CP_INTE	RLACED	·	R
0x12	0000 <u>0</u> 0000	A readback to indicate the interlaced status of the CP core based on configuration of Video standard and INTE	RLACED bit
		in the CP map.	
		0 - CP core is processing the input as a progressive input.	
	1	1 - CP core is processing the input as a interlaced input.	

Reg	Bits	Description	
	G_PARM_FOR_INT		R
0x12	00000 <u>0</u> 00	A readback to indicate the if the CP core is processing for progressive standard while are the Video standard an INTERLACED bit in the CP Map are configured for an interlaced standard.	d the
		0 - CP core processing for a progressive standard while Video standard and the INTERLACED bits are conf an interlaced standard	igured for
		1 - CP core processing for a progressive standard while Video standard and the INTERLACED bits+ are corfor a progressive standard	nfigured
CP_FORG	CE_INTERLACED		R
0x12	000000 <u>0</u> 0	A readback to indicate forced-interlaced status of the CP core based on configuration of Video standard and IN bit in the CP Map.  0 - Input is detected as interlaced and the CP is programmed in an interlaced mode via VID_STD[5:0]  1 - Input is detected as progressive and the CP is programmed in an interlaced mode.	TERLACED
חם כדמו	1.0]	1 - Input is detected as progressive and the Cr is programmed in an interfaced mode.	D/M/
DR_STR[		A control to get the drive strongth of the data cutout drivers	R/W
0x14	01 <u>10</u> 1010	A control to set the drive strength of the data output drivers.  00 - Reserved 01 - Medium low (2x) 10 - Medium high (3x) 11 - High (4x)	
DR_STR_	CLK[1:0]		R/W
0x14	0110 <u>10</u> 10	A control to set the drive strength control for the output pixel clock out signal on the LLC pin.  00 - Reserved	
		01 - Medium low (2x) for LLC up to 60 MHz 10 - Medium high (3x) for LLC from 44 MHz to 105 MHz	
DD CTD	CVALCE1 OI	11 - High (4x) for LLC greater than 100 MHz	DAM
	SYNC[1:0]	A september set the drive strong with the grown house institute using LIC VC/FIFE D. FIFE D/DF	R/W
0x14	011010 <u>10</u>	A control to set the drive strength the synchronization pins, HS, VS/FIELD, FIELD/DE  00 - Reserved 01 - Medium low (2x) 10 - Medium high (3x)	
TOL ALIC	210	11 - High (4x)	D/M
Ox15	101 <u>1</u> 1110	A control to tristate the audio output interface pins (APO, AP1/I2S_TDM, AP2 AP5).	R/W
		0 - Audio output pins active 1 - Tristate audio output pins	
TRI_SYN			R/W
0x15	1011 <u>1</u> 110	Synchronization output pins tristate control. The synchronization pins under this control are HS, VS/FIELD and I  0 - Sync output pins active  1 - Tristate sync output pins	FIELD/DE.
TRI_LLC			R/W
0x15	10111 <u>1</u> 10	A control to tristate the output pixel clock on the LLC pin.  0 - LLC pin active	
TRI_PIX		1 - Tristate LLC pin	R/W
0x15	101111 <u>1</u> 0	A control to tristate the pixel data on the pixel pins P[23:0]	TV VV
		0 - Pixel bus active 1 - Tristate pixel bus	
LLC_DLL			R/W
0x19	<u>0</u> 0000000	A control to enable the Delay Locked Loop for output pixel clock.  1 - Enable LLC DLL	
 		0 - Disable LLC DLL	
IIC DII	 DOUBLE	V DISUNCE LEC DEL	R/W
0x19	0 <u>0</u> 000000	Doubles LLC Frequency	1,7 **
		0 - Normal LLC frequency 1 - Double LLC frequency	

Reg	Bits	Description	
LLC_DLI	_PHASE[4:0]		R/W
0x19	000 <u>00000</u>	A control to adjust LLC DLL phase in increments of 1/32 of a clock period.	
		00000 D-flk	
		00000 - Default xxxxx - Sets on of 32 phases of DLL to vary LLC CLK	
SAMPLE	ALSB	XXXXX - Sets off of 32 phiases of DEE to vary EEC CER	R/W
0x1B	0000000 <u>0</u>	When HIGH, VS pin is sampled to be used as ALSB value for IO Map	14,44
		0 - use previously stored ALSB value	
		1 - sampel new ALSB value	I 5 444
0x20	N_VALUE_A 11110000	A manual control for the value of HPA on Port A. Only valid if HPA_MANUAL is set to 1.	R/W
UX2U	<u>1</u> 1110000	A finalitial control for the value of HPA off Port A. Offly valid if HPA_MANOAL is set to 1.	
		0 - 0 V applied to HPA_A pin	
		1 - High level applied to HPA_A pin	
HPA_TRI	ISTATE_A		R/W
0x20	1111 <u>0</u> 000	Tristate HPA output pin for Port A.	
		O LIDA A nin activo	
		0 - HPA_A pin active. 1 - Tristate HPA_A pin	
HPA STA	ATUS_PORT_A	1 Histate HirA_A pin	R
0x21	0000 <u>0</u> 000	Readback of HPA status for port A	
		0 - +5V not applied to HPA_A pin by chip	
LLC DIL	NAL IN	1 - +5V applied to HPA_A pin by chip	DAM
ULC_DLI	MUX	A control to apply the pixel clock DLL to the pixel clock output on the LLC pin.	R/W
0,000	0 <u>0</u> 000000	A control to apply the pixel clock DLE to the pixel clock output on the LLC pin.	
		0 - Bypasses the DLL	
		1 - Muxes the DLL output on LLC output	
INTRQ_F			R
0x3F	000000 <u>0</u> 0	Status of the interrupt signal on INT1 interrupt pin. If an interrupt event that has been enabled for the INT1 pin hoccurred this bit will be set to 1. Interrupts for INT1 are set via the interrupt 1 mask bits. This bit will remain set to all status for interrupts enabled on INT1 are cleared.	
		0 - No interrupt on INT1 1 - An interrupt event for INT 1 has occurred.	
INTRQ2_	RAW	1 - All interrupt event for five 1 has occurred.	R
0x3F	0000000 <u>0</u>	Status of the interrupt signal on INT2 interrupt pin. If an interrupt event that has been enabled for the INT2 pin h	
	_	occurred this bit will be set to 1. Interrupts for INT2 are set via the interrupt 1 mask bits. This bit will remain set to all status for interrupts enabled on INT2 are cleared.	
		0 - No interrupt on INT2	
		1 - An interrupt event for INT2 has occurred.	
	OUR_SEL[1:0]		R/W
0x40	<u>00</u> 100000	A control to select the interrupt signal duration for the interrupt signal on INT1	
		00 - 4 Xtal periods	
		01 - 16 Xtal periods	
		10 - 64 Xtal periods	
		11 - Active until cleared	
	UNMASKED_IRQ		R/W
0x40	001 <u>0</u> 0000	STORE_MASKED_IRQS allows the HDMI status flags for any HDMI interrupt to be triggered regardless of whethe mask bits are set. This bit allows a HDMI interrupt to trigger and allows this interrupt to be read back through the corresponding status bit without triggering an interrupt on the interrupt pin. The status is stored until the clear used to clear the status register and allows another interrupt to occur.	e
		0 - Does not allow x_ST flag of any HDMI interrupt to be set independently of mask bits	
		1 - Allows x_ST flag of any HDMI interrupt to be set independently of mask bits	
	ASK_RAW_INTRO		R/W
0x40	0010 <u>0</u> 000	A control to apply the audio mute signal on INT1 interrupt pin.	
		0 - Does not output audio mute signal on INT1	
		1 - Outputs audio mute signal on INT1	

Reg	Bits	Description	
MPU_ST	TIM_INTRQ		R/W
0x40	00100 <u>0</u> 00	Manual interrupt set control. This feature should be used for test purposes only. Note that the appropriate mask be set to generate an interrupt at the pin	k bit must
		0 - Disables manual interrupt mode	
INITRO (	OD CEL[1:0]	1 - Enables manual interrupt mode	D/M/
0x40	OP_SEL[1:0]	Interrupt signal configuration control for INT1	R/W
0.040	001000 <u>00</u>	Interrupt signal configuration control for five	
		00 - Open drain	
		01 - Drives low when active	
		10 - Drives high when active	
		11 - Disabled	
	_DUR_SEL[1:0]	T	R/W
0x41	<u>00</u> 110000	A control to select the interrupt signal duration for the interrupt signal on INT2	
		00 - 4 Xtal periods	
		01 - 16 Xtal periods	
		10 - 64 Xtal periods	
		11 - Active until cleared	
CP LOC	 K_UNLOCK_EDGI		R/W
0x41	00 <u>1</u> 10000	A control to configure the functionality of the CP_LOCK,UNLOCK interrupts.	10, 11
• • • • • • • • • • • • • • • • • • • •	<u>.</u>		
		0 - Generate interrupt for a LOW to HIGH change in CP_LOCK, UNLOCK status for ch1.	
		1 - Generate interrupt for a LOW to HIGH or a HIGH to LOW change in CP_LOCK,UNLOCK status for ch1.	
STDI DA	ATA_VALID_EDGE		R/W
0x41	001 <u>1</u> 0000	A control to configure the functionality of the STDI_DATA_VALID interrupt. The interrupt can be generated for t when STDI changes to an STDI valid state. Alternatively it can be generated to indicate a change in STDI_VALID	
		0 - Generate interrupt for a LOW to HIGH change in STDI_VALID status	
		1 - Generate interrupt for a LOW to HIGH or a HIGH to LOW change in STDI_VALID status	
	ASK_RAW_INTRQ		R/W
0x41	0011 <u>0</u> 000	A control to apply the internal audio mute signal on INT2 interrupt pin.	
		O. Donor and another the state of small and INITO	
		0 - Does not output audio mute signal on INT2	
INITO DO		1 - Outputs audio mute signal on INT2	D/M/
INT2_PC		INT2 polarity control	R/W
0x41	00110 <u>0</u> 00	INT2 polarity control	
		0 - INT2 high when active	
		1 - INT2 low when active	
INTRO2	_MUX_SEL[1:0]	1 HV12 IOW WHICH detive	R/W
0x41	00110000	Interrupt signal configuration control for INT2	11/ 11/
OXII	001100 <u>00</u>	Therape signal configuration control in 12	
		00 - INT2 disabled	
		01 - INT2 in MCLK/INT2 pin	
		10 - INT2 in SCLK/INT2 pin	
		11 - INT2 in HPA_A/INT2 pin	
STDI_DA	ATA_VALID_RAW		R
0x42	000 <u>0</u> 0000	STDI_DATA_VALID interrupt can be either an edge sensitive or level sensitive interrupt depending on the config	guration
		of STDI_DATA_VALID_EDGE_SEL register. When STDI_DATA_VALID_EDGE_SEL set to 1 it is a level sensitive inte	•
		STDI_DATA_VALID_RAW is the raw signal status of the STDI Data Valid signal. When STDI_DATA_VALID_EDGE_S	
		it is a edge sensitive interrupt and STDI_DATA_VALID_RAW is a sampled -status of the STDI Data Valid signal follows:	owing a
		change in the signal. Once set, this bit will remain high until it is cleared via STDI_DATA_VALID_CLR.	
		0. CTDI data is not valid	
		0 - STDI data is not valid.	
CD LINII	OCK DAM	1 - STDI data is valid.	I D
	OCK_RAW	Status of the CD LINI OCK interrupt signal When get to 1 it indicates a decreasing unlast at the CD and CD	R
0x42	0000 <u>0</u> 000	Status of the CP_UNLOCK interrupt signal. When set to 1 it indicates a change in unlock status of the CP core. O this bit will remain high until it is cleared via CP_UNLOCK_CLR.	nce set,
		0 - CP is locked	
		1 - CP is unlocked.	

Reg	Bits	Description	
CP_LOCK			R
0x42	00000 <u>0</u> 00	Status of the CP_LOCK interrupt signal. When set to 1 it indicates a change in lock status of the CP core. Once so will remain high until it is cleared via CP_LOCK_CLR.	et, this bit
		0 - CP is unlocked 1 - CP is locked.	
STDI_DA	TA_VALID_ST		R
0x43	000 <u>0</u> 0000	Latched signal status of STDI valid interrupt signal. Once set this bit will remain high until the interrupt has bee via STDI_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask b	
		0 - No STDI valid interrupt has occurred. 1 - A STDI valid interrupt has occurred.	
CP_UNLO	OCK_ST		R
0x43	0000 <u>0</u> 000	Latched signal status of CP Unlock interrupt signal. Once set this bit will remain high until the interrupt has bee via CP_UNLOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit.	n cleared
		0 - No CP UNLOCK interrupt event has occurred. 1 - A CP UNLOCK interrupt event has occurred.	
CP_LOCK			R
0x43	00000 <u>0</u> 00	Latched signal status of the CP Lock interrupt signal. Once set this bit will remain high until the interrupt has be cleared via CP_LOCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - No CP LOCK interrupt event has occurred.  1 - A CP LOCK interrupt event has occurred.	
STDI_DA	TA_VALID_CLR		SC
0x44	000 <u>0</u> 0000	Clear bit for STDI Data valid interrupt signal.	
		0 - Does not clear STDI_DVALID_ST bit 1 - Clears STDI_DVALID_ST bit	
CP_UNLO	OCK_CLR		SC
0x44	0000 <u>0</u> 000	Clear bit for CP unlock interrupt signal.  0 - Does not clear CP_UNLOCK_ST bit	
		1 - Clears CP_UNLOCK_ST bit	
CP_LOCK		Charles Co CDI and the control of	SC
0x44	00000 <u>0</u> 00	Clear bit for CP Lock interrupt signal.	
		0 - Does not clear CP_LOCK_ST bit 1 - Clears CP_LOCK_ST bit	
CTDL DA	l Ta_valid_mb2		R/W
0x45	000 <u>0</u> 0000	INT2 interrupt mask for STDI Data valid interrupt. When set the STDI Data valid interrupt will trigger the INT2 in and STDI_DATA_VALID_ST will indicate the interrupt status.	
		0 - Disables STDI Data valid interrupt for INT2 1 - Enables STDI Data valid interrupt for INT2	
CP_UNLO	OCK_MB2		R/W
0x45	0000 <u>0</u> 000	INT2 interrupt mask for CP Unlock interrupt. When set the CP Unlock interrupt will trigger the INT2 interrupt an CP_UNLOCK_ST will indicate the interrupt status.	d
		0 - Disable CP Unlock interrupt for INT2 1 - Enable CP Unlock interrupt for INT2	
CP_LOCK	K_MB2		R/W
0x45	00000 <u>0</u> 00	INT2 interrupt mask for CP Lock interrupt. When set the CP Lock interrupt will trigger the INT2 interrupt and CP will indicate the interrupt status.	_LOCK_ST
		0 - Disable CP Lock interrupt for INT2 1 - Enable CP Lock interrupt for INT2	
STDI_DA	TA_VALID_MB1	·	R/W
0x46	000 <u>0</u> 0000	INT1 interrupt mask for STDI Data valid interrupt. When set the STDI Data valid interrupt will trigger the INT1 in and STDI_DATA_VALID_ST will indicate the interrupt status.	terrupt
		0 - Disables STDI Data valid interrupt for INT1 1 - Enables STDI Data valid interrupt for INT1	

Reg	Bits	Description	
	OCK_MB1		R/W
0x46	0000 <u>0</u> 000	INT1 interrupt mask for CP Unlock interrupt. When set the CP Unlock interrupt will trigger the INT1 interrupt and CP_UNLOCK_ST will indicate the interrupt status.	d
		0 - Disable CP Unlock interrupt for INT1 1 - Enable CP Unlock interrupt for INT1	
CP_LOC	K_MB1		R/W
0x46	00000 <u>0</u> 00	INT1 interrupt mask for CP Lock interrupt. When set the CP Lock interrupt will trigger the INT1 interrupt and CP will indicate the interrupt status.  0 - Disable CP Lock interrupt for INT1	LOCK_ST
		1 - Enable CP Lock interrupt for INT1	T <sub>a</sub>
	IM_INTRQ_RAW	Devise the true of many multiple many interior and	R
0x47	<u>0</u> 0000000	Raw status of manual forced interrupt signal.  0 - Manual forced interrupt not applied  1 - Manual forced interrupt applied	
MPII ST	IM_INTRQ_ST	1 - Manda Horcea Interrupt applied	l R
0x48	<u>0</u> 0000000	Latched signal status of Manual Forced interrupt signal. Once set this bit will remain high until the interrupt has cleared via MPU_STIM_INTRQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt 0 - Forced manual interrupt event has not occurred.  1 - Force manual interrupt even has occurred.	been
MPU_ST	IM_INTRQ_CLR		SC
0x49	<u>0</u> 0000000	Clear bit for Manual Forced interrupt signal.  0 - Does not clear MPU_STIM_INT_ST bit	
MDII ST	IM_INTRQ_MB2	1 - Clears MPU_STIM_INT_ST bit	R/W
0x4A	<u>0</u> 0000000	INT2 interrupt mask for Manual forced interrupt signal. When set the Manual Forced interrupt will trigger the IN interrupt and MPU_STIM_INTRQ_ST will indicate the interrupt status.  0 - Disables Manual forced interrupt for INT2	
MOLL CT	I IM_INTRQ_MB1	1 - Enables Manual forced interrupt for INT2	R/W
0x4B	<u>0</u> 0000000	INT1 interrupt mask for Manual forced interrupt signal. When set the Manual Forced interrupt will trigger the IN interrupt and MPU_STIM_INTRQ_ST will indicate the interrupt status.  0 - Disables Manual forced interrupt for INT1 1 - Enables Manual forced interrupt for INT1	
CP LOCI	K CH1 RAW		R
0x5B	0000 <u>0</u> 000	0 - No change 1 - Channel 1 input has changed from an unlocked state to a locked state	
CP_UNL(	OCK_CH1_RAW		R
0x5B	00000 <u>0</u> 00	0 - No change 1 - Channel 1 CP input has changed from a locked state to an unlocked state	
	/ALID_CH1_RAW		R
0x5B	000000 <u>0</u> 0	Raw status of STDI Data Valid for sync channel 1 signal.  0 - STDI Data is not valid for sync channel 1	
		1 - STDI Data is valid for sync channel 1	
CP_LOCI	K_CH1_ST		R
0x5C	0000 <u>0</u> 000	0 - No change. An interrupt has not been generated from this register. 1 - Channel 1 CP input has caused the decoder to go from an unlocked state to a locked state	
CP_UNLO	OCK_CH1_ST		R
0x5C	00000 <u>0</u> 00	0 - No change. An interrupt has not been generated from this register. 1 - Channel 1 CP input has changed from a locked state to an unlocked state and has triggered an interru	pt
STDI_DV	/ALID_CH1_ST		R
0x5C	000000 <u>0</u> 0	Latched signal status of STDI valid for sync channel 1 interrupt signal. Once set this bit will remain high until the has been cleared via STDI_DATA_VALID_CH1_CLR. This bit is only valid if enabled via corresponding the INT1 or interrupt mask bit	
		0 - No STDI valid for sync channel 1 interrupt has occurred. 1 - A STDI valid for sync channel 1 interrupt has occurred.	

Reg	Bits	Description	
	K_CH1_CLR		SC
0x5D	0000 <u>0</u> 000	0 - Does not clear 1 - Clears CP_LOCK_CH1_ST	
CP_UNLO	OCK_CH1_CLR		SC
0x5D	00000 <u>0</u> 00	0 - Does not clear 1 - Clears CP_UNLOCK_CH1_ST	•
STDI_DV	ALID_CH1_CLR		SC
0x5D	000000 <u>0</u> 0	Clear bit for STDI Data valid on sync channel 1 interrupt signal.  0 - Does not clear STDI_DATA_VALID_CH1_ST  1 - Clears STDI_DATA_VALID_CH1_ST	
CP LOCI	K_CH1_MB2	T Cledis STDI_DAM_VALID_CHT_ST	R/W
0x5E	0000 <u>0</u> 000	0 - Masks CP_LOCK_CH1_ST 1 - Unmasks CP_LOCK_CH1_ST	1 . 4
CP_UNLO	OCK_CH1_MB2		R/W
0x5E	00000 <u>0</u> 00	0 - Masks CP_UNLOCK_CH1_ST 1 - Unmasks CP_UNLOCK_CH1_ST	L DAW
Ox5E	/ALID_CH1_MB2	INT2 interrupt mask for STDI Data valid for sync channel 1 interrupt. When set the STDI Data valid for sync channel	R/W
UXSE	000000 <u>0</u> 0	interrupt will trigger the INT2 interrupt and STDI_DATA_VALID_CH1_ST will indicate the interrupt status.	iei i
		0 - Disables STDI Data valid for sync channel 1 interrupt for INT2	
CD LOCI	K_CH1_MB1	1 - Enables STDI Data valid for sync channel 1 interrupt for INT2	I D/W
0x5F	0000 <u>0</u> 000	0 - Masks CP_LOCK_CH1_ST	R/W
	_	1 - Unmasks CP_LOCK_CH1_ST	1
	OCK_CH1_MB1	A M I CD INTOCK CIA CT	R/W
0x5F	00000 <u>0</u> 00	0 - Masks CP_UNLOCK_CH1_ST 1 - Unmasks CP_UNLOCK_CH1_ST	
	ALID_CH1_MB1		R/W
0x5F	000000 <u>0</u> 0	INT1 interrupt mask for STDI Data valid for sync channel 1 interrupt. When set the STDI Data valid for sync channel interrupt will trigger the INT1 interrupt and STDI_DATA_VALID_CH1_ST will indicate the interrupt status.  0 - Disables STDI Data valid for sync channel 1 interrupt for INT1	nel 1
		1 - Enables STDI Data valid for sync channel 1 interrupt for INT1	
ISRC2 P	L CKT_RAW	1 - Enables 3101 Data valid for sync channel i interrupt for livi i	R
0x60	<u>0</u> 0000000	Raw status signal of International Standard Recording Code 2 (ISRC2) Packet detection signal.  0 - No ISRC2 packets received since the last HDMI packet detection reset.	,
		I - ISRC2 packets have been received. This bit will reset to zero after an HDMI packet detection reset or up writing to ISRC2_PACKET_ID.	on
	CKT_RAW		R
0x60	0 <u>0</u> 000000	Raw status signal of International Standard Recording Code 1 (ISRC1) Packet detection signal.  0 - No ISRC1 packets received since the last HDMI packet detection reset.  1 - ISRC1 packets have been received. This bit will reset to zero after an HDMI packet detection reset or up writing to ISRC1_PACKET_ID.	
ACP_PCI		De anti-clark Profession Date (1. D. Leille et al. 1.	R
0x60	00 <u>0</u> 00000	Raw status signal of Audio Content Protection Packet detection signal.  0 - No ACP packet received within the last 600 ms or since the last HDMI packet detection reset.  1 - ACP packets have been received within the last 600 ms. This bit will reset to zero after an HDMI packet detection reset or upon writing to ACP_PACKET_ID.	
VS_INFO			R
0x60	000 <u>0</u> 0000	Raw status signal of Vendor specific Infoframe detection signal.  0 - No new VS infoframe has been received since the last HDMI packet detection reset.  1 - A new VS infoframe has been received. This bit will reset to zero after an HDMI packet detection reset of writing to VS_PACKET_ID.	or upon

Reg	Bits	Description	
MS_INFO	0000 <u>0</u> 000	Raw status signal of MPEG Source Infoframe detection signal.	
	_	<ul> <li>0 - No source product description Infoframe received within the last three VSyncs or since the last HDMI packet detection reset.</li> <li>1 - MPEG Source InfoFrame received. This bit will reset to zero after an HDMI packet detection reset or upon writing to MS_PACKET_ID.</li> </ul>	
SPD_INF	O RAW	Writing to MS_FACKE1_ID.	
0x60	00000 <b>0</b> 00	Raw status of SPD Infoframe detected signal.  0 - No source product description InfoFrame received since the last HDMI packet detection reset.  1 - Source product description InfoFrame received. This bit will reset to zero after an HDMI packet detection rese or upon writing to SPD_PACKET_ID.	:t
AUDIO_I	NFO_RAW	R	
0x60	000000 <u>0</u> 0	Raw status of Audio InfoFrame detected signal.  0 - No AVI InfoFrame has been received within the last three VSyncs or since the last HDMI packet detection reset 1 - An Audio InfoFrame has been received within the last three VSyncs. This bit will reset to zero on the fourth VSync leading edge following an Audio InfoFrame, after an HDMI packet detection reset or upon writing to AUD_PACKET_ID.	t.
AVI_INFO	D_RAW	R	
0x60	0000000 <u>0</u>	Raw status of AVI InfoFrame detected signal. This bit is set to one when an AVI InfoFrame is received and is reset to zero no AVI InfoFrame is received for more than 7 VSyncs (on the eighth VSync leading edge following the last received AVI InfoFrame), after an HDMI packet detection reset or upon writing to AVI_PACKET_ID.  0 - No AVI InfoFrame has been received within the last seven VSyncs or since the last HDMI packet detection rese 1 - An AVI InfoFrame has been received within the last seven VSyncs	
ISRC2_P	CKT CT	1 - All Avi illiorianie has been received within the last seven v syncs	
0x61	<u>0</u> 0000000	Latched status of ISRC2 Packet detected interrupt signal. Once set this bit will remain high until the interrupt has been cleared via ISRC2_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - No interrupt generated from this register 1 - ISRC2_PCKT_RAW has changed. Interrupt has been generated.	
ISRC1_P		R	
0x61	0 <u>0</u> 000000	Latched status of ISRC1 Packet detected interrupt signal. Once set this bit will remain high until the interrupt has been cleared via ISRC1_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit  0 - No interrupt generated from this register  1 - ISRC1_PCKT_RAW has changed. Interrupt has been generated.	
ACP_PCI	KT ST	R	
0x61	00 <u>0</u> 00000	Latched status of Audio Content Protection Packet detected interrupt signal. Once set this bit will remain high until the interrupt has been cleared via ACP_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit  0 - No interrupt generated from this register 1 - ACP_PCKT_RAW has changed. Interrupt has been generated.	;
VS_INFC	_ST	R	
0x61	000 <u>0</u> 0000	Latched status of Vendor Specific Infoframe detected interrupt signal. Once set this bit will remain high until the interru has been cleared via VS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bi  0 - No interrupt generated from this register	
		1 - VS_INFO_RAW has changed. Interrupt has been generated.	
MS_INFO		R	
0x61	0000 <u>0</u> 000	Latched status of MPEG Source Infoframe detected interrupt signal. Once set this bit will remain high until the interrupt has been cleared via MS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask b  0 - No interrupt generated from this register  1 - MS_INFO_RAW has changed. Interrupt has been generated.	
SPD_INF	O ST	R	
0x61	00000 <u>0</u> 00	Latched status of SPD Infoframe detected interrupt signal. Once set this bit will remain high until the interrupt has been cleared via SPD_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	n
		0 - No interrupt generated from this register 1 - SPD_INFO_RAW has changed. Interrupt has been generated.	

NFO_ST	Latched status of Audio Infoframe detected interrupt signal. Once set this bit will remain high until the interrupt been cleared via AUDIO_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt 0 - No interrupt generated from this register 1 - AUDIO_INFO_RAW has changed. Interrupt has been generated.  Latched status of AVI_INFO_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt. Once set this bit will remain high until the interrupt has been cleared via AVI_INFO_CLR.  0 - AVI_INFO_RAW has not changed state 1 - AVI_INFO_RAW has changed state  Clear bit for ISRC2 Packet detection interrupt signal.  0 - Does not clear	mask bit
D_ST	been cleared via AUDIO_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt  0 - No interrupt generated from this register  1 - AUDIO_INFO_RAW has changed. Interrupt has been generated.  Latched status of AVI_INFO_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interbit. Once set this bit will remain high until the interrupt has been cleared via AVI_INFO_CLR.  0 - AVI_INFO_RAW has not changed state  1 - AVI_INFO_RAW has changed state  Clear bit for ISRC2 Packet detection interrupt signal.  0 - Does not clear	mask bit R upt mask
0000000 <u>0</u> CKT_CLR  00000000	1 - AUDIO_INFO_RAW has changed. Interrupt has been generated.  Latched status of AVI_INFO_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interribit. Once set this bit will remain high until the interrupt has been cleared via AVI_INFO_CLR.  0 - AVI_INFO_RAW has not changed state  1 - AVI_INFO_RAW has changed state  Clear bit for ISRC2 Packet detection interrupt signal.  0 - Does not clear	upt mask
0000000 <u>0</u> CKT_CLR  00000000	bit. Once set this bit will remain high until the interrupt has been cleared via AVI_INFO_CLR.  0 - AVI_INFO_RAW has not changed state  1 - AVI_INFO_RAW has changed state  Clear bit for ISRC2 Packet detection interrupt signal.  0 - Does not clear	upt mask
<u>CKT_CLR</u> <u>0</u> 0000000	bit. Once set this bit will remain high until the interrupt has been cleared via AVI_INFO_CLR.  0 - AVI_INFO_RAW has not changed state  1 - AVI_INFO_RAW has changed state  Clear bit for ISRC2 Packet detection interrupt signal.  0 - Does not clear	
<u>0</u> 0000000	1 - AVI_INFO_RAW has changed state  Clear bit for ISRC2 Packet detection interrupt signal.  0 - Does not clear	SC
<u>0</u> 0000000	0 - Does not clear	SC
	0 - Does not clear	
CVT CLD		
	1 - Clears ISRC1_PCKT_ST	
		SC
0 <u>0</u> 000000		
CT CLR	1 - Cledis ISICI_IIVI O_51	SC
	Clear hit for Audio Content Protection Packet detected interrunt signal	JC
00 <u>0</u> 00000	0 - Does not clear ACP_INFO_ST	
	1 - Clears ACP_INFO_ST	
_CLR		SC
000 <u>0</u> 0000	Clear bit for Vendor Specific Infoframe interrupt signal.	
	0 - Does not clear VS_INFO_ST 1 - Clears VS_INFO_ST	
		SC
0000 <u>0</u> 000		
0. CLD	1 - Clears MS_INFO_SI	
		SC
00000 <u>0</u> 00		
NFO CLR	1 Cicuis 31 D_IN O_31	SC
000000 <u>0</u> 0	Clear bit for Audio Infoframe interrupt signal.	JC
	0 - Does not clear AUDIO_INFO_ST 1 - Clears AUDIO_INFO_ST	
)_CLR		SC
0000000 <u>0</u>	Clear bit for AVI_INFO_RAW and AVI_INFO_ST bits.	
	0 - No function 1 - Clear AVI_INFO_RAW and AVI_INFO_ST	
	INTO the state of C. ICDCOD and a late of the state of th	R/W
<u>0</u> 0000000	INT2 interrupt mask for ISRC2 Packet detection interrupt. When set the ISRC2 Packet detection interrupt will trig INT2 interrupt and ISRC2_INFO_ST will indicate the interrupt status.	ger the
	0 - Disables ISRC2 Infoframe detection interrupt for INT2 1 - Enables ISRC2 Infoframe detection interrupt for INT2	
CKT_MB2		R/W
0 <u>0</u> 000000	INT2 interrupt mask for ISRC1 Packet detection interrupt. When set the ISRC1 Packet detection interrupt will trig INT2 interrupt and ISRC1_INFO_ST will indicate the interrupt status.	ger the
	0 - Disables ISRC1 Infoframe detection interrupt for INT2 1 - Enables ISRC1 Infoframe detection interrupt for INT2	
	OOCOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	1 - Clears ISRC1_PCKT_ST   20000000   Clear bit for ISRC1 Packet detection interrupt signal.     0 - Does not clear ISRC1_INFO_ST     1 - Clears ISRC1_INFO_ST     1 - Clears ISRC1_INFO_ST     1 - Clears ACP_INFO_ST     1 - Clear INFO_INFO_ST     1 - Clear INFO_INFO_INFO_ST     1 - Clear INFO_INFO_INFO_INFO_INFO_INFO_INFO_INFO_

Reg	Bits	Description	D.4::
ACP_PC		INITO intermediate Analis Contest Distriction Deal of Local Science (Allege and Local Science (A	R/W
0x63	00 <u>0</u> 00000	INT2 interrupt mask for Audio Content Protection Packet detection interrupt. When set the Audio Content Prot Infoframe detection interrupt will trigger the INT2 interrupt and ACP_INFO_ST will indicate the interrupt status	
		0 - Disables Audio Content Protection Infoframe detection interrupt for INT2 1 - Enables Audio Content Protection Infoframe detection interrupt for INT2	
VS_INFO			R/W
0x63	000 <u>0</u> 0000	INT2 interrupt mask for Vendor Specific Infoframe detection interrupt. When set the Vendor Specific Infoframe interrupt will trigger the INT2 interrupt and VS_INFO_ST will indicate the interrupt status.  0 - Disables Vendor Specific Infoframe detection interrupt for INT2	detection
		1 - Enables Vendor Specific Infoframe detection interrupt for INT2	
MS_INFO			R/W
0x63	0000 <u>0</u> 000	INT2 interrupt mask for MPEG source Infoframe detection interrupt. When set the MPEG Source Infoframe dete interrupt will trigger the INT2 interrupt and MS_INFO_ST will indicate the interrupt status.	ction
		0 - Disables MPEG source Info frame detection interrupt for INT2 1 - Enables MPEG source Info frame detection interrupt for INT2	
SPD_INF			R/W
0x63	00000 <u>0</u> 00	INT2 interrupt mask for SPD Infoframe detection interrupt. When set the SPD Infoframe detection interrupt will the INT2 interrupt and SPD_INFO_ST will indicate the interrupt status.	l trigger
		0 - Disables SPD Info frame detection interrupt for INT2 1 - Enables SPD Info frame detection interrupt for INT2	
AUDIO I	NFO_MB2	1 - Litables 37 D IIIIO II ame detection interrupt for inviz	R/W
0x63	000000 <u>0</u> 0	INT2 interrupt mask for Audio Infoframe detection interrupt. When set the Audio Infoframe detection interrupt trigger the INT2 interrupt and AVI_INFO_ST will indicate the interrupt status.	
		0 - Disables AUDIO Info frame detection interrupt for INT2 1 - Enables AUDIO Info frame detection interrupt for INT2	
AVI_INFO			R/W
0x63	0000000 <u>0</u>	INT2 interrupt mask for AVI Infoframe detection interrupt. When set an AVI Infoframe detection event will cause AVI_INFO_ST to be set and an interrupt will be generated on INT2.  0 - Disables AVI Info frame detection interrupt for INT2	е
		1 - Enables AVI Info frame detection interrupt for INT2	
	CKT_MB1		R/W
0x64	<u>0</u> 0000000	INT1 interrupt mask for ISRC2 Infoframe detection interrupt. When set the ISRC2 Infoframe detection interrupt the INT1 interrupt and ISRC2_INFO_ST will indicate the interrupt status.	will trigger
150.51 0		0 - Disables ISRC2 Packet detection interrupt for INT1 1 - Enables ISRC2 Packet detection interrupt for INT1	1
	CKT_MB1	INIT1 intowwent model for ICDC1 Infofrance detection intowwent Whom get the ICDC1 Infofrance detection intowwent	R/W
0x64	0 <u>0</u> 000000	INT1 interrupt mask for ISRC1 Infoframe detection interrupt. When set the ISRC1 Infoframe detection interrupt the INT1 interrupt and ISRC1_INFO_ST will indicate the interrupt status.  0 - Disables ISRC1 Infoframe detection interrupt for INT1	wiii trigger
		1 - Enables ISRC1 Infoframe detection interrupt for INT1	
ACP_PC	KT_MB1		R/W
0x64	00 <u>0</u> 00000	INT1 interrupt mask for Audio Content Protection Packet detection interrupt. When set the Audio Content Prot Packet detection interrupt will trigger the INT1 interrupt and ACP_INFO_ST will indicate the interrupt status.	ection
		0 - Disables Audio Content Protection Infoframe detection interrupt for INT1 1 - Enables Audio Content Protection Infoframe detection interrupt for INT1	
VS_INFO		INT1 interrupt mask for Vendor Specific Infoframe detection interrupt. When set the Vendor Specific Infoframe	R/W
0x64	000 <u>0</u> 0000	interrupt will trigger the INT1 interrupt and VS_INFO_ST will indicate the interrupt status.	detection
		0 - Disables Vendor Specific Infoframe detection interrupt for INT1	
MS_INFO	) MR1	1 - Enables Vendor Specific Infoframe detection interrupt for INT1	R/W
0x64	0000 <u>0</u> 000	INT1 interrupt mask for MPEG source Infoframe detection interrupt. When set the MPEG source Infoframe dete	
0A0 <del>1</del>	0000 <u>0</u> 000	interrupt will trigger the INT1 interrupt and MS_INFO_ST will indicate the interrupt status.	Calon
		0 - Disables MPEG source Infoframe detection interrupt for INT1 1 - Enables MPEG source Infoframe detection interrupt for INT1	

Reg	Bits	Description
SPD_INF		R/W
0x64	00000 <u>0</u> 00	INT1 interrupt mask for SPD Infoframe detection interrupt. When set the SPD Infoframe detection interrupt will trigger the INT1 interrupt and SPD_INFO_ST will indicate the interrupt status.
		0 - Disables SPD Info frame detection interrupt for INT1 1 - Enables SPD Info frame detection interrupt for INT1
AUDIO_	INFO_MB1	R/W
0x64	000000 <u>0</u> 0	INT1 interrupt mask for Audio Infoframe detection interrupt. When set the Audio Infoframe detection interrupt will trigger the INT1 interrupt and AVI_INFO_ST will indicate the interrupt status.
		0 - Disables AUDIO Info frame detection interrupt for INT1 1 - Enables AUDIO Info frame detection interrupt for INT1
AVI_INF		R/W
0x64	0000000 <u>0</u>	INT1 interrupt mask for AVI Infoframe detection interrupt. When set an AVI Infoframe detection event will cause AVI_INFO_ST to be set and an interrupt will be generated on INT1.
		0 - Disables AVI Info frame detection interrupt for INT1 1 - Enables AVI Info frame detection interrupt for INT1
	A_VALID_RAW	R
0x65	<u>0</u> 0000000	Raw status signal of Channel Status Data Valid signal.  0 - Channel status data is not valid
		1 - Channel status data is valid
INTERNA	AL_MUTE_RAW	R
0x65	0 <u>0</u> 000000	Raw status signal of Internal Mute signal.  0 - Audio is not muted
		1 - Audio is muted
AV_MU1	TE RAW	R R
0x65	00 <u>0</u> 00000	Raw status signal of AV Mute detection signal.
		0 - No AV mute raw received since last HDMI reset condition 1 - AV mute received
AUDIO_	CH_MD_RAW	R
0x65	000 <u>0</u> 0000	Raw status signal indicating the layout value of the audio packets that were last received
		0 - The last audio packets received have a layout value of 1. (e.g. Layout-1 corresponds to 2-channel audio when Audio Sample packets are received).
		1 - The last audio packets received have a layout value of 0 (e.g. Layout-0 corresponds to 8-channel audio when Audio Sample packets are received).
HDMI_N	NODE_RAW	R
0x65	0000 <u>0</u> 000	Raw status signal of HDMI Mode signal.
		0 - DVI is being received 1 - HDMI is being received
GEN_CT	L_PCKT_RAW	R
0x65	00000 <u>0</u> 00	Raw status signal of General Control Packet detection signal.
		0 - No general control packets received since the last HDMI reset condition 1 - General control packets received
	C_PCKT_RAW	R
0x65	000000 <u>0</u> 0	Raw status signal of Audio Clock Regeneration Packet detection signal.
		0 - No audio clock regeneration packets received since the last HDMI reset condition 1 - Audio clock regeneration packets received
	_MDATA_RAW	R
0x65	0000000 <u>0</u>	Raw status signal of Gamut Metadata Packet detection signal.
		0 - No Gamut Metadata packet has been received in the last video frame or since the last HDMI packet detection reset.
		1 - A Gamut Metadata packet has been received in the last video frame. This bit will reset to zero after an HDMI packet detection reset or upon writing to GAMUT_PACKET_ID.
	A_VALID_ST	R
0x66	<u>0</u> 0000000	Latched status of Channel Status Data Valid interrupt signal. Once set this bit will remain high until the interrupt has been cleared via ICS_DATA_VALID_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit
		0 - CS_DATA_VALID_RAW has not changed. An interrupt has not been generated. 1 - CS_DATA_VALID_RAW has changed. An interrupt has been generated.
		· · · · · · · · · · · · · · · · · · ·

Reg	Bits	Description	
	AL_MUTE_ST		R
0x66	0 <u>0</u> 000000	Latched status of Internal Mute interrupt signal. Once set this bit will remain high until the interrupt has been INTERNAL_MUTE_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	cleared via
		0 - INTERNAL_MUTE_RAW has not changed. An interrupt has not been generated.  1 - INTERNAL_MUTE_RAW has changed. An interrupt has been generated.	
AV_MUT	E_ST		R
0x66	00 <u>0</u> 00000	Latched status of AV Mute detected interrupt signal. Once set this bit will remain high until the interrupt has b cleared via AV_MUTE_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask b	
		0 - AV_MUTE_RAW has not changed. An interrupt has not been generated. 1 - AV_MUTE_RAW has changed. An interrupt has been generated.	
AUDIO_	CH_MD_ST		R
0x66	000 <u>0</u> 0000	Latched status of Audio Channel mode interrupt signal. Once set this bit will remain high until the interrupt had cleared via AUDIO_CH_MD_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt m	
LIDAMA	1005 CT	0 - AUDIO_CH_MD_RAW has not changed. An interrupt has not been generated. 1 - AUDIO_MODE_CHNG_RAW has changed. An interrupt has been generated.	1.5
	MODE_ST	Latahad status of JIDMI Mada intermediated Open antibiolists will remain bink swill be intermediated by	R
0x66	0000 <u>0</u> 000	Latched status of HDMI Mode interrupt signal. Once set this bit will remain high until the interrupt has been cl HDMI_MODE_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	eared via
		0 - HDMI_MODE_RAW has not changed. An interrupt has not been generated. 1 - (No Suggestions) has changed. An interrupt has been generated.	
	L_PCKT_ST		R
0x66	00000 <u>0</u> 00	Latched status of General Control Packet interrupt signal. Once set this bit will remain high until the interrupt I cleared via GEN_CTL_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt in	
		0 - GEN_CTL_PCKT_RAW has not changed. Interrupt has not been generated from this register.  1 - GEN_CTL_PCKT_RAW has changed. Interrupt has been generated from this register.	1
AUDIO_	C_PCKT_ST 000000 <u>0</u> 0	Latched status of Audio Clock Regeneration Packet interrupt signal. Once set this bit will remain high until the	R
	_	has been cleared via AUDIO_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 inte bit  0 - AUDIO_C_PCKT_RAW has not changed. Interrupt has not been generated from this register  1 - AUDIO_C_PCKT_RAW has changed. Interrupt has been generated from this register.	
GAMUT_	_MDATA_ST		R
0x66	0000000 <u>0</u>	Latched status of Gamut Metadata Packet detected interrupt signal. Once set this bit will remain high until the has been cleared via GAMUT_MDATA_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or interrupt mask bit	
		0 - GAMUT_MDATA_RAW has not changed. Interrupt has not been generated from this register 1 - GAMUT_MDATA_RAW has changed. Interrupt has been generated from this register.	
CS_DAT/	A_VALID_CLR		SC
0x67	<u>0</u> 0000000	Clear bit for Channel Status Data Valid interrupt signal.  0 - Does not clear	·
		1 - Clears CS_DATA_VALID_ST	
INTERNA	AL_MUTE_CLR		SC
0x67	0 <u>0</u> 000000	Clear bit for Internal Mute interrupt signal.	
A\/		0 - Does not clear INTERNAL_MUTE_ST 1 - Clears INTERNAL_MUTE_ST	56
AV_MUT 0x67	00 <u>0</u> 00000	Clear bit for AV Mute Detected interrupt signal.	SC
		0 - Does not clear AV_MUTE_ST 1 - Clears AV_MUTE_ST	
AUDIO	CH_MD_CLR		SC
0x67	000 <u>0</u> 0000	Clear bit for Audio Channel mode interrupt signal.	
		0 - Does not clear AUDIO_CH_MD_ST 1 - Clears AUDIO_CH_MD_ST	

Reg	Bits	Description	
_	MODE_CLR		SC
0x67	0000 <u>0</u> 000	Clear bit for HDMI Mode interrupt signal.	
		0 - Does not clear HDMI_MODE_ST	
		1 - Clears HDMI_MODE_ST	
GEN CT	L_PCKT_CLR	1 Cicuis Tibini_MODE_51	SC
0x67	00000 <u>0</u> 00	Clear bit for General Control Packet detection interrupt signal.	
		0 - Does not clear GEN_CTL_PCKT_ST	
*****		1 - Clears GEN_CTL_PCKT_ST	
	C_PCKT_CLR	Classification Andre Class Description Description detection intermediates	SC
0x67	000000 <u>0</u> 0	Clear bit for Audio Clock Regeneration Packet detection interrupt signal.	
		0 - Does not clear AUDIO_C_PCKT_ST	
		1 - Clears AUDIO_C_PCKT_ST	
GAMUT_	_MDATA_CLR		SC
0x67	0000000 <u>0</u>	Clear bit for Gamut Metadata Packet detection interrupt signal.	
		a B CAMUT MOATA CT	
		0 - Does not clear GAMUT_MDATA_ST	
CS DAT	A_VALID_MB2	1 - Clears GAMUT_MDATA_ST	R/W
0x68	<u>0</u> 0000000	INT2 interrupt mask for Channel Status Data Valid interrupt. When set the Channel Status Data Valid interrupt wi	
UNOU	<u></u>	the INT2 interrupt and CS_DATA_VALID_ST will indicate the interrupt status.	urgger
		0 - Disables Channel Status Data Valid interrupt for INT2	
		1 - Enables Channel Status Data Valid interrupt for INT2	
	AL_MUTE_MB2	INTO: 1	R/W
0x68	0 <u>0</u> 000000	INT2 interrupt mask for Internal Mute interrupt. When set the Internal Mute interrupt will trigger the INT2 interru INTERNAL_MUTE_ST will indicate the interrupt status.	upt and
		INTERNAL_MOTE_31 will indicate the interrupt status.	
		0 - Disables Internal Mute interrupt for INT2	
		1 - Enables Internal Mute interrupt for INT2	
AV_MUT			R/W
0x68	00 <u>0</u> 00000	INT2 interrupt mask for AV Mute detected interrupt. When set the AV Mute detected interrupt will trigger the IN	T2
		interrupt and AV_MUTE_ST will indicate the interrupt status.	
		0 - Disables AV Mute detected interrupt for INT2	
		1 - Enables AV Mute detected interrupt for INT2	
AUDIO_(	CH_MD_MB2		R/W
0x68	000 <u>0</u> 0000	INT2 interrupt mask for Audio Channel mode interrupt. When set the Audio Channel mode interrupt will trigger	the INT2
		interrupt and AUDIO_CH_MD_ST will indicate the interrupt status.	
		0 - Disables Audio Channel Mode interrupt for INT2	
		1 - Enables Audio Channel Mode interrupt for INT2	
HDMI N	MODE_MB2	1 Eliables Addition House Interrupt for 11/12	R/W
0x68	0000 <u>0</u> 000	INT2 interrupt mask for HDMI Mode interrupt. When set the HDMI Mode interrupt will trigger the INT2 interrupt	
		HDMI_MODE_ST will indicate the interrupt status.	
		a Bi II HAMMA I i a a f MTD	
		0 - Disables HDMI Mode interrupt for INT2	
GEN CT	L_PCKT_MB2	1 - Enables HDMI Mode interrupt for INT2	R/W
0x68	00000 <u>0</u> 00	INT2 interrupt mask for General Control Packet detection interrupt. When set the General Control Packet detecti	
0,000	55555 <u>5</u> 55	interrupt will trigger the INT2 interrupt and AUDIO_C_PCKT_ST will indicate the interrupt status.	J.,
		0 - Disables General Control Packet detection interrupt for INT2	
		1 - Enables General Control Packet detection interrupt for INT2	
	C_PCKT_MB2	INTO intermediate Analia Clade Description Production and Association and Asso	R/W
0x68	000000 <u>0</u> 0	INT2 interrupt mask for Audio Clock Regeneration Packet detection interrupt. When set the Audio Clock Regene Packet detection interrupt will trigger the INT2 interrupt and AUDIO_C_PCKT_ST will indicate the interrupt statu	
		r acket detection interrupt will trigger the liviz interrupt and AODIO_C_PCKI_ST will indicate the interrupt statt	13.
		0 - Disables Audio Clock Regeneration Packet detection interrupt for INT2	
		1 - Enables Audio Clock Regeneration Packet detection interrupt for INT2	
GAMUT_	_MDATA_MB2	· · · · · · · · · · · · · · · · · · ·	R/W
0x68	0000000 <u>0</u>	INT2 interrupt mask for Gamut Metadata Packet detection interrupt. When set the Gamut Metadata Packet dete	ction
		interrupt will trigger the INT2 interrupt and GAMUT_MDATA_PCKT_ST will indicate the interrupt status.	
		O. Disables County Matadata Dadicat data ation into which into which	
		0 - Disables Gamut Metadata Packet detection interrupt for INT2	
		1 - Enables Gamut Metadata Packet detection interrupt for INT2	

Reg	Bits	Description	
	_VALID_MB1	INTO THE PROPERTY OF THE PROPE	R/W
0x69	<u>0</u> 0000000	INT1 interrupt mask for Channel Status Data Valid interrupt. When set the Channel Status Data Valid interrupt will the INT1 interrupt and CS_DATA_VALID_ST will indicate the interrupt status.	l trigger
		0 - Disables Channel Status Data Valid interrupt for INT1 1 - Enables Channel Status Data Valid interrupt for INT1	
INTERNA	L_MUTE_MB1		R/W
0x69	0 <u>0</u> 000000	INT1 interrupt mask for Internal Mute interrupt. When set the Internal Mute interrupt will trigger the INT1 interrul INTERNAL_MUTE_ST will indicate the interrupt status.	
		0 - Disables AV Mute detected interrupt for INT1 1 - Enables AV Mute detected interrupt for INT1	
AV_MUTI		INTEGRAL OF THE STATE OF THE ST	R/W
0x69	00 <u>0</u> 00000	INT1 interrupt mask for AV Mute detected interrupt. When set the AV Mute detected interrupt will trigger the INT interrupt and AV_MUTE_ST will indicate the interrupt status.	11
AUDIO (		0 - Disables AV Mute detected interrupt for INT1 1 - Enables AV Mute detected interrupt for INT1	D.044
	CH_MD_MB1	INIT1 intermediated for Audio Channel made intermediate Whom set the Audio Channel made intermediate illustration	R/W
0x69	000 <u>0</u> 0000	INT1 interrupt mask for Audio Channel mode interrupt. When set the Audio Channel mode interrupt will trigger t interrupt and AUDIO_CH_MD_ST will indicate the interrupt status.	ine IN I I
	005.1404	0 - Disables Audio Channel Mode interrupt for INT1 1 - Enables Audio Channel Mode interrupt for INT1	2011
	ODE_MB1	INIT1 interwrent mode for LIDMI Mode data at a sint mode Miles and All Control of the Control of	R/W
0x69	0000 <u>0</u> 000	INT1 interrupt mask for HDMI Mode detection interrupt. When set the HDMI Mode interrupt will trigger the INT1 interrupt and HDMI_MODE_ST will indicate the interrupt status.	
CEN CE	DCI/T MD1	0 - Disables HDMI Mode interrupt for INT1 1 - Enables HDMI Mode interrupt for INT1	DAM
	_PCKT_MB1	INIT1 intervent mode for Consul Control Podict detection intervent When not the Consul Control Podict detection	R/W
0x69	00000 <u>0</u> 00	INT1 interrupt mask for General Control Packet detection interrupt. When set the General Control Packet detection interrupt will trigger the INT1 interrupt and GEN_CTL_PCKT_ST will indicate the interrupt status.	on
		0 - Disables General Control Packet detection interrupt for INT1 1 - Enables General Control Packet detection interrupt for INT1	
AUDIO (	_PCKT_MB1	Eliables delicial control i delici delection interrupcion intil	R/W
0x69	000000 <u>0</u> 0	INT1 interrupt mask for Audio Clock Regeneration Packet detection interrupt. When set the Audio Clock Regeneration Packet detection interrupt will trigger the INT1 interrupt and AUDIO_C_PCKT_ST will indicate the interrupt status.	ation
		0 - Disables Audio Clock Regeneration Packet detection interrupt for INT1 1 - Enables Audio Clock Regeneration Packet detection interrupt for INT1	
GAMUT_	MDATA_MB1		R/W
0x69	0000000 <u>0</u>	INT1 interrupt mask for Gamut Metadata Packet detection interrupt. When set the Gamut Metadata Packet detection interrupt will trigger the INT1 interrupt and GAMUT_MDATA_PCKT_ST will indicate the interrupt status.	tion
		0 - Disables Gamut Metadata Packet detection interrupt for INT1 1 - Enables Gamut Metadata Packet detection interrupt for INT1	
TMDSPLI	_LCK_A_RAW		R
0x6A	0 <u>0</u> 000000	A readback to indicate the raw status of the port A TMDS PLL lock signal.	
		0 - TMDS PLL on port A is locked	
TMDS C	_K_A_RAW	1 - TMDS PLL on port A is locked to the incoming clock	R
0x6A	000 <u>0</u> 0000	Raw status of Port A TMDS Clock detection signal.	II.
		0 - No TMDS clock detected on port A 1 - TMDS clock detected on port A	
VIDEO_3			R
0x6A	00000 <u>0</u> 00	Raw status of the Video 3D signal.  0 - Video 3D not detected	
		1 - Video 3D detected	
V_LOCKE	D_RAW		R
0x6A	0000000 <u>0</u> 0	Raw status of the Vertical Sync Filter Locked signal.	
		0 - Vertical sync filter has not locked and vertical sync parameters are not valid 1 - Vertical sync filter has locked and vertical sync parameters are valid	

DE, REGEN, LCK, RAW	D
O - DE regeneration block has not been locked 1 - DE regeneration block has been locked to the incoming DE signal	R
1 - DE regeneration block has been locked to the incoming DE signal	
1 - DE regeneration block has been locked to the incoming DE signal	
TMDSPLL_LCK_A_ST  Ox68	
Q_00000   Latched status of Port A TMDS PLL Lock interrupt signal. Once set this bit will remain high cleared via TMDSPLL_LCK_A_CLR. This bit is only valid if enabled via corresponding the IN TMDSPLL_LCK_A_RAW has not changed. An interrupt has not been generated.    TMDS_CLK_A_ST	R
Cleared via TMDSPLL_LCK_A_CLR. This bit is only valid if enabled via corresponding the IN	
1 - TMDSPLL_LCK_A_RAW has changed. An interrupt has been generated.  TMDS_CLK_A_ST	
1 - TMDSPLL_LCK_A_RAW has changed. An interrupt has been generated.  TMDS_CLK_A_ST	
TMDS_CLK_A_ST  Ox68	
Latched status of Port A TMDS Clock Detection interrupt signal. Once set this bit will remain been cleared via TMDS_CLK_A_CLR. This bit is only valid if enabled via corresponding the 0 - TMDS_CLK_A_RAW has not changed. An interrupt has not been generated. 1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated. 1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated. 1 - WIDEO_3D_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interru 0 - VIDEO_3D_RAW has not changed. An interrupt has not been generated. 1 - VIDEO_3D_RAW has changed. An interrupt has not been generated. 1 - VIDEO_3D_RAW has changed. An interrupt has been generated. 1 - VIDEO_3D_RAW has changed. An interrupt has been generated. 1 - VIDEO_3D_RAW has not changed. An interrupt, Once set this bit will remain his cleared via V_LOCKED_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt. Once set this bit will remain his cleared via V_LOCKED_RAW has not changed. An interrupt has not been generated. 1 - V_LOCKED_RAW has changed. An interrupt has been generated. 1 - V_LOCKED_RAW has changed. An interrupt signal. Once set this bit will remain high cleared via DE_REGEN_LCK_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt. Signal. Once set this bit will remain high cleared via DE_REGEN_LCK_RAW has not changed. An interrupt has been generated. 1 - DE_REGEN_LCK_RAW has changed. An interrupt has been generated. 1 - DE_REGEN_LCK_RAW has changed. An interrupt has been generated. 1 - DE_REGEN_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST 1 - Clears TMDS_CLK_A_ST 1	0
been cleared via TMDS_CLK_A_CLR. This bit is only valid if enabled via corresponding the  0 - TMDS_CLK_A_RAW has not changed. An interrupt has not been generated. 1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated.  VIDEO_3D_ST  Ox6B  Ox7B  Ox7B	n high until the interrupt has
0 - TMDS_CLK_A_RAW has not changed. An interrupt has not been generated.   1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated.   1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated.   1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated.   0 - VIDEO_3D_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt.     0 - VIDEO_3D_RAW has not changed. An interrupt has not been generated.     1 - VIDEO_3D_RAW has changed. An interrupt has been generated.     1 - VIDEO_3D_RAW has changed. An interrupt has been generated.     0 - V_LOCKED_ST	
1 - TMDS_CLK_A_RAW has changed. An interrupt has been generated.   VIDEO 3D ST	o z aptasik sit
V_LOCKED_ST	
Latched status for the Video 3D interupt. Once set this bit will remain high until the interry VIDEO_3D_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interru 0 - VIDEO_3D_RAW has not changed. An interrupt has not been generated. 1 - VIDEO_3D_RAW has changed. An interrupt has been generated.  V_LOCKED_ST  Ox6B	
VIDEO_3D_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interru  0 - VIDEO_3D_RAW has not changed. An interrupt has not been generated. 1 - VIDEO_3D_RAW has changed. An interrupt has been generated.  V_LOCKED_ST  0x6B	R
0 - VIDEO_3D_RAW has not changed. An interrupt has not been generated. 1 - VIDEO_3D_RAW has changed. An interrupt has been generated.  V_LOCKED_ST  Ox6B	
1 - VIDEO_3D_RAW has changed. An interrupt has been generated.   V_LOCKED_ST	ot mask bit
1 - VIDEO_3D_RAW has changed. An interrupt has been generated.   V_LOCKED_ST	
V_LOCKED_ST         0x6B       00000000       Latched status for the Vertical Sync Filter Locked interrupt. Once set this bit will remain his cleared via V_LOCKED_CLR. This bit is only valid if enabled via corresponding the INT1 or I 0 - V_LOCKED_RAW has not changed. An interrupt has not been generated. 1 - V_LOCKED_RAW has changed. An interrupt has been generated.         DE_REGEN_LCK_ST       Latched status for DE Regeneration Lock interrupt signal. Once set this bit will remain high cleared via DE_REGEN_LCK_CLR. This bit is only valid if enabled via corresponding the INT 0 - DE_REGEN_LCK_RAW has not changed. An interrupt has not been generated. 1 - DE_REGEN_LCK_RAW has changed. An interrupt has been generated.         TMDSPLL_LCK_A_CLR       00000000       Clear bit for Port A TMDS PLL Lock interrupt signal.         0 - Does not clear TMDSPLL_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST 1 - Clear STMDS_CLK_A_ST 1 - Clear STMDS_C	
0x6B       00000000       Latched status for the Vertical Sync Filter Locked interrupt. Once set this bit will remain his cleared via V_LOCKED_CLR. This bit is only valid if enabled via corresponding the INT1 or I 0 - V_LOCKED_RAW has not changed. An interrupt has not been generated. 1 - V_LOCKED_RAW has changed. An interrupt has been generated.         DE_REGEN_LCK_ST       0x6B       00000000       Latched status for DE Regeneration Lock interrupt signal. Once set this bit will remain high cleared via DE_REGEN_LCK_CLR. This bit is only valid if enabled via corresponding the INT 0 - DE_REGEN_LCK_RAW has not changed. An interrupt has not been generated. 1 - DE_REGEN_LCK_RAW has changed. An interrupt has been generated.         TMDSPLL_LCK_A_CLR       00000000       Clear bit for Port A TMDS PLL Lock interrupt signal.         0 - Does not clear TMDSPLL_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST 1 - Clears TMDS_CLK_A_ST 1 - Clears TMDS_CLK_A_	R
cleared via V_LOCKED_CLR. This bit is only valid if enabled via corresponding the INT1 or I  0 - V_LOCKED_RAW has not changed. An interrupt has not been generated. 1 - V_LOCKED_RAW has changed. An interrupt has been generated.  DE_REGEN_LCK_ST  0x6B	
1 - V_LOCKED_RAW has changed. An interrupt has been generated.   DE_REGEN_LCK_ST	
1 - V_LOCKED_RAW has changed. An interrupt has been generated.   DE_REGEN_LCK_ST	
DE_REGEN_LCK_ST  0x6B	
0x6B       000000000000000000000000000000000000	
cleared via DE_REGEN_LCK_CLR. This bit is only valid if enabled via corresponding the INT  0 - DE_REGEN_LCK_RAW has not changed. An interrupt has not been generated.  1 - DE_REGEN_LCK_RAW has changed. An interrupt has been generated.  TMDSPLL_LCK_A_CLR  0x6C	R
0 - DE_REGEN_LCK_RAW has not changed. An interrupt has not been generated. 1 - DE_REGEN_LCK_RAW has changed. An interrupt has been generated.  TMDSPLL_LCK_A_CLR  0x6C	
TMDSPLL_LCK_A_CLR  Ox6C  OOOOOOO	1 of IN12 interrupt mask bit
TMDSPLL_LCK_A_CLR  Ox6C  OOOOOOOO	
Ox6C OOOOOOO Clear bit for Port A TMDS PLL Lock interrupt signal.  0 - Does not clear TMDSPLL_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST  TMDS_CLK_A_CLR Ox6C OOOOOOOO Clear bit for Port A TMDS Clock Detection interrupt signal.  0 - Does not clear TMDS_CLK_A_ST 1 - Clears TMDS_CLK_A_ST  VIDEO_3D_CLR Ox6C OOOOOOOO Clear bit for Video 3D Interrupt 0 - Does not clear VIDEO_3D_ST 1 - Clears VIDEO_3D_ST  V_LOCKED_CLR	
0 - Does not clear TMDSPLL_LCK_A_ST 1 - Clears TMDSPLL_LCK_A_ST  TMDS_CLK_A_CLR  0x6C	SC
TMDS_CLK_A_CLR  0x6C	
TMDS_CLK_A_CLR  0x6C	
TMDS_CLK_A_CLR  0x6C	
Ox6C 00000000 Clear bit for Port A TMDS Clock Detection interrupt signal.  0 - Does not clear TMDS_CLK_A_ST 1 - Clears TMDS_CLK_A_ST  VIDEO_3D_CLR  Ox6C 00000000 Clear bit for Video 3D Interrupt  0 - Does not clear VIDEO_3D_ST  1 - Clears VIDEO_3D_ST	SC
0 - Does not clear TMDS_CLK_A_ST 1 - Clears TMDS_CLK_A_ST  VIDEO_3D_CLR  0x6C	30
1 - Clears TMDS_CLK_A_ST  VIDEO_3D_CLR  0x6C	
VIDEO_3D_CLR  0x6C	
0x6C       00000000       Clear bit for Video 3D Interrupt         0 - Does not clear VIDEO_3D_ST         1 - Clears VIDEO_3D_ST    V_LOCKED_CLR	
0 - Does not clear VIDEO_3D_ST 1 - Clears VIDEO_3D_ST  V_LOCKED_CLR	SC
1 - Clears VIDEO_3D_ST  V_LOCKED_CLR	
1 - Clears VIDEO_3D_ST  V_LOCKED_CLR	
V_LOCKED_CLR	
	SC
	- 50
0 - Does not clear V_LOCKED_ST	
1 - Clears V_LOCKED_ST	
DE_REGEN_LCK_CLR	SC
0x6C 000000000 Clear bit for DE Regeneration Lock interrupt signal.	
0 - Doos not clear DE DECEN LCK ST	
0 - Does not clear DE_REGEN_LCK_ST 1 - Clears DE_REGEN_LCK_ST	
TMDSPLL_LCK_A_MB2	R/W
0x6D 0000000 INT2 interrupt mask for Port A TMDS PLL Lock interrupt. When set the Port A TMDS PLL Lock	-
interrupt and TMDSPLL_LCK_A_ST will indicate the interrupt status.	
and appeared the mentape states.	
0 - Disables Port A TMDSPLL Lock interrupt for INT2	
1 - Enables Port A TMDSPLL Lock interrupt for INT2	

Reg	Bits	Description	
	LK_A_MB2	INTO A TOP OF THE PARTY OF THE	R/W
0x6D	000 <u>0</u> 0000	INT2 interrupt mask for Port A TMDS Clock detection interrupt. When set the Port A TMDS Clock detection interrupt trigger the INT2 interrupt and TMDS_CLK_A_ST will indicate the interrupt status.	upt will
		0 - Disables Port A TMDS Clock Detection interrupt for INT2 1 - Enables Port A TMDS Clock Detection interrupt for INT2	
VIDEO_3	BD_MB2	,	R/W
0x6D	00000 <u>0</u> 00	INT2 interrupt mask for Video 3D interrupt. When set the Video 3D interrupt will trigger the INT2 interrupt and VIDEO_3D_ST will indicate the interrupt status.	
		0 - Disables Video 3D interrupt on INT2	
V 106K	ED MD2	1 - Enables Video 3D interrupt on INT2	D/M
V_LOCK	000000 <b>0</b> 0	INT2 interrupt mask for Vertical Sync Filter Locked interrupt. When set the Vertical Sync Filter Locked interrupt w	R/W
UXOD	000000 <u>0</u> 0	the INT2 interrupt and V_LOCKED_ST will indicate the interrupt status.	ılı trigger
		0 - Disables Vertical Sync Filter Lock interrupt on INT2	
		1 - Enables Vertical Sync Filter Lock interrupt on INT2	
	EN_LCK_MB2		R/W
0x6D	0000000 <u>0</u>	INT2 interrupt mask for DE Regeneration Lock interrupt. When set the DE Regeneration Lock interrupt will trigge INT2 interrupt and DE_REGEN_LCK_ST will indicate the interrupt status.	er the
		0 - Disables DE Regeneration Lock interrupt on INT2 1 - Enables DE Regeneration Lock interrupt on INT2	
	L_LCK_A_MB1		R/W
0x6E	0 <u>0</u> 000000	INT1 interrupt mask for Port A TMDS PLL Lock interrupt. When set the Port A TMDS PLL Lock interrupt will trigge interrupt and TMDSPLL_LCK_A_ST will indicate the interrupt status.	r the INT1
		0 - Disables Port A TMDSPLL Lock interrupt for INT1 1 - Enables Port A TMDSPLL Lock interrupt for INT1	
	LK_A_MB1		R/W
0x6E	000 <u>0</u> 0000	INT1 interrupt mask for Port A TMDS Clock detection interrupt. When set the Port A TMDS Clock detection interrupt trigger the INT1 interrupt and TMDS_CLK_A_ST will indicate the interrupt status.	upt will
		0 - Disables Port A TMDS Clock Detection interrupt for INT1 1 - Enables Port A TMDS Clock Detection interrupt for INT1	
VIDEO_3	D MR1	1 - Enables Fort A TMD3 Clock Detection intellupt for livi i	R/W
0x6E	00000 <u>0</u> 00	INT1 interrupt mask for Video 3D interrupt. When set the Video 3D interrupt will trigger the INT1 interrupt and VIDEO_3D_ST will indicate the interrupt status.	10,00
		0 - Disables Video 3D interrupt on INT1 1 - Enables Video 3D interrupt on INT1	
V_LOCK			R/W
0x6E	000000 <u>0</u> 0	INT1 interrupt mask for Vertical Sync Filter Locked interrupt. When set the Vertical Sync Filter Locked interrupt with the INT1 interrupt and V_LOCKED_ST will indicate the interrupt status.	ill trigger
		0 - Disables Vertical Sync Filter Lock interrupt on INT1	
	<u> </u>	1 - Enables Vertical Sync Filter Lock interrupt on INT1	
	EN_LCK_MB1		R/W
0x6E	0000000 <u>0</u>	INT1 interrupt mask for DE Regeneration Lock interrupt. When set the DE Regeneration Lock interrupt will trigge INT1 interrupt and DE_REGEN_LCK_ST will indicate the interrupt status.	er the
		0 - Disables DE Regeneration Lock interrupt on INT1 1 - Enables DE Regeneration Lock interrupt on INT1	
	NCRPT_A_RAW		R
0x6F	00000 <u>0</u> 00	Raw status of Port A Encryption detection signal.  0 - Current frame in port A is not encrypted	
		1 - Current frame in port A is not encrypted	
CARLE	DET_A_RAW	- Cancillatine in port Aris encrypted	R
0x6F	0000000 <u>0</u>	Raw status of Port A +5 V cable detection signal.	T.
		0 - No cable detected on Port A 1 - Cable detected on Port A (High level on RXA_5V)	

Reg	Bits	Description	
HDMI_E	NCRPT_A_ST		R
0x70	00000 <u>0</u> 00	Latched status for Port A Encryption detection interrupt signal. Once set this bit will remain high until the interrupt been cleared via HDMI_ENCRPT_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interribit	
		0 - HDMI_ENCRPT_A_RAW has not changed. An interrupt has not been generated. 1 - HDMI_ENCRPT_A_RAW has changed. An interrupt has been generated.	
	DET_A_ST		R
0x70	0000000 <u>0</u>	Latched status for Port A +5V cable detection interrupt signal. Once set this bit will remain high until the interrupt been cleared via CABLE_DET_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt bit  0 - CABLE_DET_A_RAW has not changed. Interrupt has not been generated from this register.	
		1 - CABLE_DET_A_RAW has changed. Interrupt has been generated from this register.	
HDMI_E	NCRPT_A_CLR		SC
0x71	00000 <u>0</u> 00	Clear bit for Port A Encryption detection interrupt signal.	
		0 - Does not clear HDMI_ENCRPT_A_ST 1 - Clears HDMI_ENCRPT_A_ST	
CABLE_[	DET_A_CLR		SC
0x71	0000000 <u>0</u>	Clear bit for Port A +5V cable detection interrupt signal.	
		0 - Does not clear	
		1 - Clears CABLE_DET_A_ST	
	NCRPT_A_MB2		R/W
0x72	00000 <u>0</u> 00	INT2 interrupt mask for Port A Encryption detection interrupt. When set the Port A Encryption detection interrupt trigger the INT2 interrupt and HDMI_ENCRPT_A_ST will indicate the interrupt status.	ot will
		0 - Disables Port A HDMI Encryption detection interrupt for INT2 1 - Enables Port A HDMI Encryption detection interrupt for INT2	
CABLE [	DET_A_MB2		R/W
0x72	0000000 <u>0</u>	INT2 interrupt mask for Port A +5V cable detection interrupt. When set the Port B +5V cable detection interrupt trigger the INT2 interrupt and CABLE_DET_A_ST will indicate the interrupt status.	will
		0 - Disables Port A +5V Cable Detection interrupt for INT2 1 - Enables Port A +5V Cable Detection interrupt for INT2	
HDMI_E	NCRPT_A_MB1		R/W
0x73	00000 <u>0</u> 00	INT1 interrupt mask for Port A Encryption detection interrupt. When set the Port A Encryption detection interrupt trigger the INT1 interrupt and HDMI_ENCRPT_A_ST will indicate the interrupt status.	ot will
		0 - Disables Port A HDMI Encryption detection interrupt for INT1 1 - Enables Port A HDMI Encryption detection interrupt for INT1	
CABLE_[	DET_A_MB1		R/W
0x73	0000000 <u>0</u>	INT1 interrupt mask for Port A +5V cable detection interrupt. When set the Port A +5V cable detection interrupt trigger the INT1 interrupt and CABLE_DET_A_ST will indicate the interrupt status.	will
		0 - Disables Port A +5V Cable Detection interrupt for INT1 1 - Enables Port A +5V Cable Detection interrupt for INT1	
	RC2_PCKT_RAW		R
0x79	<u>0</u> 0000000	Status of the New ISRC2 interrupt signal. When set to 1 it indicates a that an ISRC2 packet has been received with contents. Once set, this bit will remain high until it is cleared via NEW_ISRC2_PCKT_CLR.	n new
		0 - No new ISRC2 packet received 1 - ISRC2 packet with new content received	
NEW_ISF	RC1_PCKT_RAW		R
0x79	0 <u>0</u> 000000	Status of the New ISRC1 interrupt signal. When set to 1 it indicates a that an ISRC1 packet has been received with contents. Once set, this bit will remain high until it is cleared via NEW_ISRC1_PCKT_CLR.	n new
		0 - No new ISRC1 packet received 1 - ISRC1 packet with new content received	
NEW_AC	CP_PCKT_RAW		R
0x79	00 <u>0</u> 00000	Status of the New ACP Packet interrupt signal. When set to 1 it indicates a that an ACP packet has been received contents. Once set, this bit will remain high until it is cleared via NEW_ACP_PCKT_CLR.	
		0 - No new ACP packet received 1 - ACP packet with new content received	

Reg	Bits	Description	
	S_INFO_RAW		R
0x79	000 <u>0</u> 0000	Status of the New Vendor Specific Infoframe interrupt signal. When set to 1 it indicates a that an Vendor Specific Infoframe has been received with new contents. Once set, this bit will remain high until it is cleared via NEW_VS_INFO_CLR.	
		0 - No new VS packet received 1 - VS packet with new content received	
NEW M	S_INFO_RAW	1 V3 packet Will Hew Content received	R
0x79	0000 <u>0</u> 000	Status of the New MPEG Source Infoframe interrupt signal. When set to 1 it indicates a that an MPEG Source Info has been received with new contents. Once set, this bit will remain high until it is cleared via NEW_MS_INFO_CL	frame
115111 65	20 1150 2411	1 - MPEG source InfoFrame with new content received	I -
	PD_INFO_RAW		R
0x79	00000 <u>0</u> 00	Status of the New Source Product Descriptor Packet interrupt signal. When set to 1 it indicates a that an Source F Descriptor packet has been received with new contents. Once set, this bit will remain high until it is cleared via NEW_SPD_INFO_CLR.	Product
		0 - No new SPD InfoFrame received	
		1 - SPD InfoFrame with new content received	
	JDIO_INFO_RAW		R
0x79	000000 <u>0</u> 0	Status of the New Audio Infoframe interrupt signal. When set to 1 it indicates a that an Audio Infoframe has beer received with new contents. Once set, this bit will remain high until it is cleared via NEW_AUDIO_INFO_CLR.	1
		0 - No new audio InfoFrame received 1 - Audio InfoFrame with new content received	
NEW_A	/I_INFO_RAW		R
0x79	0000000 <u>0</u>	Status of the New AVI Infoframe interrupt signal. When set to 1 it indicates that an AVI Infoframe has been receiv new contents. Once set this bit will remain high until the interrupt has been cleared via NEW_AVI_INFO_CLR.	ed with
		0 - No new AVI InfoFrame received 1 - AVI InfoFrame with new content received	
	RC2_PCKT_ST		R
0x7A	<u>0</u> 0000000	Latched status for the New ISRC2 Packet interrupt. Once set this bit will remain high until the interrupt has been via NEW_ISRC2_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - No new ISRC2 packet received. An interrupt has not been generated.	
		1 - ISRC2 packet with new content received. An interrupt has been generated.	
NEW_IS	RC1_PCKT_ST		R
0x7A	0 <u>0</u> 000000	Latched status for the New ISRC1 Packet interrupt. Once set this bit will remain high until the interrupt has been via NEW_ISRC1_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	cleared
		0 - No new ISRC1 packet received. An interrupt has not been generated. 1 - ISRC1 packet with new content received. An interrupt has been generated.	
NEW_A	CP_PCKT_ST		R
0x7A	00 <u>0</u> 00000	Latched status for the New ACP Packet interrupt. Once set this bit will remain high until the interrupt has been c NEW_ACP_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	leared via
		0 - No new ACP packet received. An interrupt has not been generated. 1 - ACP packet with new content received. An interrupt has been generated.	
	S_INFO_ST		R
0x7A	000 <u>0</u> 0000	Latched status for the New Vendor Specific Infoframe interrupt. Once set this bit will remain high until the interrupt been cleared via NEW_VS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt bit	
		0 - No new VS packet received. An interrupt has not been generated. 1 - VS packet with new content received. An interrupt has been generated.	
	S_INFO_ST	The transfer of the Market of the Control of the Co	R
0x7A	0000 <u>0</u> 000	Latched status for the New MPEG Source Infoframe interrupt. Once set this bit will remain high until the interrupt been cleared via NEW_MS_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt bit	
		0 - No new MPEG Source InfoFrame received. Interrupt has not been generated. 1 - MPEG Source InfoFrame with new content received. Interrupt has been generated.	

Reg	Bits	Description	
NEW_SP	D_INFO_ST		R
0x7A	00000 <u>0</u> 00	Latched status for the New Source Product Descriptor Infoframe interrupt. Once set this bit will remain high un interrupt has been cleared via NEW_SPD_INFO_CLR. This bit is only valid if enabled via corresponding the INT interrupt mask bit	
		0 - No new SPD InfoFrame received. Interrupt has not been generated. 1 - SPD InfoFrame with new content received. Interrupt has been generated.	
NIEW/ AI	JDIO_INFO_ST	1 - 3r D Informatile with new content received. Interrupt has been generated.	R
0x7A	000000 <u>0</u> 0	Latched status for the New Audio Infoframe interrupt. Once set this bit will remain high until the interrupt has cleared via NEW_AUDIO_INFO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt 0 - No new Audio InfoFrame received. Interrupt has not been generated.	been
NIEW AV	 /I_INFO_ST	1 - Audio InfoFrame with new content received. Interrupt has been generated.	R
0x7A	0000000 <u>0</u>	Latched status for the NEW_AVI_INFO_RAW. This bit is only valid if enabled via the corresponding INT1 or INT2 mask bit. Once set this bit will remain high until the interrupt has been cleared via NEW_AVI_INFO_CLR.  0 - NEW_AVI_INFO_RAW has not changed state	
		1 - NEW_AVI_INFO_RAW has changed state	
	RC2_PCKT_CLR		SC
0x7B	<u>0</u> 0000000	Clear bit for NEW_ISRC2_PCKT_RAW and NEW_ISRC2_PCKT_ST bits.  0 - No function  1 - Clear NEW_ISRC2_PCKT_RAW and NEW_ISRC2_PCKT_ST	
NEW_ISI	RC1_PCKT_CLR		SC
0x7B	0 <u>0</u> 000000	Clear bit for NEW_ISRC1_PCKT_RAW and NEW_ISCR1_PCKT_ST bits.	
		0 - No function 1 - Clear NEW_ISRC1_PCKT_RAW and NEW_ISRC1_PCKT_ST	
NEW_AC	CP_PCKT_CLR		SC
0x7B	00 <u>0</u> 00000	Clear bit for NEW_ACP_PCKT_RAW and NEW_ACP_PCKT_ST bits.	
		0 - No function 1 - Clear NEW_ACP_PCKT_RAW and NEW_ACP_PCKT_ST	
	S_INFO_CLR		SC
0x7B	000 <u>0</u> 0000	Clear bit for NEW_VS_INFO_RAW and NEW_VS_INFO_ST bits.  0 - No function 1 - Clear NEW_VS_INFO_RAW and NEW_VS_INFO_ST	
NEW M	L S_INFO_CLR	1 - Cledi NEW_V3_INFO_RAW dilu NEW_V3_INFO_31	SC
0x7B	0000 <u>0</u> 000	Clear bit for NEW_MS_INFO_RAW and NEW_MS_INFO_ST bits.	30
		0 - No function 1 - Clear NEW_MS_INFO_RAW and NEW_MS_INFO_ST	
	D_INFO_CLR		SC
0x7B	00000 <u>0</u> 00	Clear bit for NEW_SPD_INFO_RAW and NEW_SPD_INFO_ST bits.	
		0 - No function 1 - Clear NEW_SPD_INFO_RAW and NEW_SPD_INFO_ST	
NFW AI	 JDIO_INFO_CLR		SC
0x7B	000000 <u>0</u> 0	Clear bit for NEW_AUDIO_INFO_RAW and NEW_AUDIO_INFO_ST bits.	36
		0 - No function 1 - Clear NEW_AUDIO_INFO_RAW and NEW_AUDIO_INFO_ST	
NEW_AV	/I_INFO_CLR		SC
0x7B	0000000 <u>0</u>	Clear bit for NEW_AVI_INFO_RAW and NEW_AVI_INFO_ST bits.	
		0 - No function 1 - Clear NEW_AVI_INFO_RAW and NEW_AVI_INFO_ST	
	RC2_PCKT_MB2	INTO the stand of the ICOCO Delicity of the ICOCO to the ICOCO Delicity of the ICOCO Del	R/W
0x7C	<u>0</u> 0000000	INT2 interrupt mask for New ISRC2 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT2 int NEW_ISRC2_ST will indicate the interrupt status.	errupt and
		0 - Disables New ISRC2 Packet interrupt for INT2 1 - Enables New ISRC2 Packet interrupt for INT2	
	.1	· · · · · · · · · · · · · · · · · · ·	

Reg	Bits	Description	
NEW_ISF	RC1_PCKT_MB2		R/W
0x7C	0 <u>0</u> 000000	INT2 interrupt mask for New ISRC1 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT2 inter NEW_ISRC1_ST will indicate the interrupt status.	rupt and
		0 - Disables New ISRC1 Packet interrupt for INT2 1 - Enables New ISRC1 Packet interrupt for INT2	
	P_PCKT_MB2		R/W
0x7C	00 <u>0</u> 00000	INT2 interrupt mask for New ACP Packet interrupt. When set the New ACP interrupt will trigger the INT2 interrupt NEW_ACP_ST will indicate the interrupt status.  0 - Disables New ACP Packet interrupt for INT2	t and
		1 - Enables New ACP Packet interrupt for INT2	
	_INFO_MB2		R/W
0x7C	000 <u>0</u> 0000	INT2 interrupt mask for New Vendor Specific Infoframe interrupt. When set the New Vendor Specific Infoframe in will trigger the INT2 interrupt and NEW_VS_INFO_ST will indicate the interrupt status.	terrupt
		0 - Disables New VS Infoframe interrupt for INT2 1 - Enables New VS Infoframe interrupt for INT2	Lau
	S_INFO_MB2	INTO: A A LO NA MARKO A LOCALIA AND MARKANIA	R/W
0x7C	0000 <u>0</u> 000	INT2 interrupt mask for New MPEG Source Infoframe interrupt. When set the New MPEG Source Infoframe interrupt trigger the INT2 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	upt will
		0 - Disables New MS Infoframe interrupt for INT2 1 - Enables New MS Infoframe interrupt for INT2	
NEW SP	D_INFO_MB2	1 - Litables New Nis Illionatile interrupt for IN12	R/W
0x7C	00000 <u>0</u> 00	INT2 interrupt mask for New Source Product Descriptor Infoframe interrupt. When set the New Source Product Descriptor Infoframe interrupt will trigger the INT2 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	
		0 - Disables New SPD Infoframe interrupt for INT2 1 - Enables New SPD Infoframe interrupt for INT2	
	JDIO_INFO_MB2	INTO A RELEGIO A	R/W
0x7C	000000 <u>0</u> 0	INT2 interrupt mask for New Audio Infoframe interrupt. When set the New Audio Infoframe interrupt will trigger interrupt and NEW_AUDIO_INFO_ST will indicate the interrupt status.	the IN12
NIEW W	/I_INFO_MB2	0 - Disables New Audio Infoframe interrupt for INT2 1 - Enables New Audio Infoframe interrupt for INT2	R/W
0x7C	0000000 <u>0</u>	INT2 interrupt mask for New AVI Infoframe detection interrupt. When set a new AVI InfoFrame detection event w	
		NEW_AVI_INFO_ST to be set and an interrupt will be generated on INT2.	caase
		0 - Disables New SPD Infoframe interrupt for INT2 1 - Enables New SPD Infoframe interrupt for INT2	
NEW_ISF	RC2_PCKT_MB1		R/W
0x7D	<u>0</u> 0000000	INT1 interrupt mask for New ISRC2 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT1 inter NEW_ISRC2_ST will indicate the interrupt status.	rupt and
NEW ISI	OC1 DCVT MP1	0 - Disables New ISRC2 Packet interrupt for INT1 1 - Enables New ISRC2 Packet interrupt for INT1	R/W
0x7D	RC1_PCKT_MB1 0 <u>0</u> 000000	INT1 interrupt mask for New ISRC1 Packet interrupt. When set the New ISRC2 interrupt will trigger the INT1 inter	
OXID	0 <u>0</u> 000000	NEW_ISRC1_ST will indicate the interrupt status.	rupt and
		0 - Disables New ISRC1 Packet interrupt for INT1 1 - Enables New ISRC1 Packet interrupt for INT1	
NEW_AC	P_PCKT_MB1		R/W
0x7D	00 <u>0</u> 00000	INT1 interrupt mask for New ACP Packet interrupt. When set the New ACP interrupt will trigger the INT1 interrupt NEW_ACP_ST will indicate the interrupt status.	t and
		0 - Disables New ACP Packet interrupt for INT1	
NIEW VC	INICO MADI	1 - Enables New ACP Packet interrupt for INT1	DAM
0x7D	000 <u>0</u> 0000	INT1 interrupt mask for New Vendor Specific Infoframe interrupt. When set the New Vendor Specific Infoframe in	R/W
UX/U	500 <u>0</u> 0000	will trigger the INT1 interrupt and NEW_VS_INFO_ST will indicate the interrupt status.	ιτεπιαρι
		0 - Disables New VS Infoframe interrupt for INT1 1 - Enables New VS Infoframe interrupt for INT1	

Reg	Bits	Description	
	S_INFO_MB1		R/W
0x7D	0000 <u>0</u> 000	INT1 interrupt mask for New MPEG Source Infoframe interrupt. When set the New MPEG Source Infoframe inte trigger the INT1 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	rrupt will
		0 - Disables New MS Infoframe interrupt for INT1 1 - Enables New MS Infoframe interrupt for INT1	
NEW SF	PD_INFO_MB1		R/W
0x7D	00000 <u>0</u> 00	INT1 interrupt mask for New Source Product Descriptor Infoframe interrupt. When set the New Source Product Infoframe interrupt will trigger the INT1 interrupt and NEW_SPD_INFO_ST will indicate the interrupt status.	
		0 - Disables New SPD Infoframe interrupt for INT1 1 - Enables New SPD Infoframe interrupt for INT1	
NEW_A	JDIO_INFO_MB1		R/W
0x7D	000000 <u>0</u> 0	INT1 interrupt mask for New Audio Infoframe interrupt. When set the New Audio Infoframe interrupt will trigge interrupt and NEW_AUDIO_INFO_ST will indicate the interrupt status.	er the INT1
		0 - Disables New Audio Infoframe interrupt for INT1 1 - Enables New Audio Infoframe interrupt for INT1	
NEW_A\	/I_INFO_MB1		R/W
0x7D	0000000 <u>0</u>	INT1 interrupt mask for New AVI Infoframe detection interrupt. When set a new AVI InfoFrame detection event NEW_AVI_INFO_ST to be set and an interrupt will be generated on INT1.	will cause
		0 - Disable new AVI Infoframe interrupt for INT1 1 - Enable new AVI Infoframe interrupt for INT1	
FIFO_NE	AR_OVFL_RAW		R
0x7E	<u>0</u> 0000000	Status of Audio FIFO Near Overflow interrupt signal. When set to 1 it indicates the Audio FIFO is near overflow number FIFO registers containing stereo data is greater or equal to value set in AUDIO_FIFO_ALMOST_FULL_THRESHOLD. Once set, this bit will remain high until it is cleared via FIFO_NEAR_	
		0 - Audio FIFO has not reached high threshold defined in AUDIO_FIFO_ALMOST_FULL_THRESHOLD [5:0] 1 - Audio FIFO has reached high threshold defined in AUDIO_FIFO_ALMOST_FULL_THRESHOLD [5:0]	
FIFO_U	NDERFLO_RAW		R
0x7E	0 <u>0</u> 000000	Status of Audio FIFO Underflow interrupt signal. When set to 1 it indicates the Audio FIFO read pointer has read write pointer causing the audio FIFO to underflow. Once set, this bit will remain high until it is cleared via AUDIO_FIFO_UNDERFLO_CLR.	ched the
		0 - Audio FIFO has not underflowed 1 - Audio FIFO has underflowed	
FIFO_O\	/ERFLO_RAW		R
0x7E	00 <u>0</u> 00000	Status of Audio FIFO Overflow interrupt signal. When set to 1 it indicates Audio FIFO write pointer has reached pointer causing the audio FIFO to overflow. Once set, this bit will remain high until it is cleared via AUDIO_FIFO_OVERFLO_CLR.  0 - Audio FIFO has not overflowed	the read
		1 - Audio FIFO has overflowed	
CTS DAG	SS_THRSH_RAW	1 - Addio Fil O Has Overhowed	R
0x7E	000 <u>0</u> 0000	Status of the ACR CTS value exceed threshold interrupt signal. When set to 1 it indicates the CTS Value of the A has exceeded the threshold set by CTS_CHANGE_THRESHOLD. Once set, this bit will remain high until it is clea CTS_PASS_THRSH_CLR.	CR packets
		0 - Audio clock regeneration CTS value has not passed the threshold 1 - Audio clock regeneration CTS value has changed more than threshold	
CHANGI	E_N_RAW		R
0x7E	0000 <u>0</u> 000	Status of the ACR N Value changed interrupt signal. When set to 1 it indicates the N Value of the ACR packets he changed. Once set, this bit will remain high until it is cleared via CHANGE_N_CLR.	as
		0 - Audio clock regeneration N value has not changed 1 - Audio clock regeneration N value has changed	
	_ERROR_RAW		R
0x7E	00000 <u>0</u> 00	Status of the Packet Error interrupt signal. When set to 1 it indicates a that an any packet has been received wit uncorrectable EEC error in either the header or body. Once set, this bit will remain high until it is cleared via PACKET_ERROR_CLR.	h an
		0 - No uncorrectable error detected in packet header 1 - Uncorrectable error detected in an unknown packet (error in packet header)	

Reg	Bits	Description	
	PCKT_ERR_RAW		R
0x7E	000000 <u>0</u> 0	Status of the Audio Packet Error interrupt signal. When set to 1 it indicates a that an Audio packet has been receiv an uncorrectable error. Once set, this bit will remain high until it is cleared via AUDIO_PCKT_ERR_CLR.	ed with
		0 - No uncorrectable error detected in audio packets 1 - Uncorrectable error detected in an audio packet	
NEW GA	l AMUT_MDATA_RA		R
0x7E	0000000 <u>0</u>	Status of the New Gamut Metadata Packet interrupt signal. When set to 1 it indicates a that a Gamut Metadata pabeen received with new contents. Once set, this bit will remain high until it is cleared via NEW_GAMUT_MDATA_PCKT_CLR.	
		0 - No new Gamut metadata packet received or no change has taken place 1 - New Gamut metadata packet received that triggered this interrupt	
FIFO_NE	AR_OVFL_ST		R
0x7F	<u>0</u> 0000000	Latched status for the Audio FIFO Near Overflow interrupt. Once set this bit will remain high until the interrupt had cleared via FIFO_OVFL_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - Audio FIFO has not reached high threshold 1 - Audio FIFO has reached high threshold	
FIFO_UN	IDERFLO_ST		R
0x7F	0 <u>0</u> 000000	Latched status for the Audio FIFO Underflow interrupt. Once set this bit will remain high until the interrupt has be cleared via FIFO_UNDERFLO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt ma 0 - Audio FIFO has not underflowed	
		1 - Audio FIFO has underflowed	-
	ERFLO_ST	Leader Land Control Co	R
0x7F	00 <u>0</u> 00000	Latched status for the Audio FIFO Overflow interrupt. Once set this bit will remain high until the interrupt has been cleared via FIFO_OVERFLO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask	
		0 - Audio FIFO has not overflowed 1 - Audio FIFO has overflowed	
CTS_PAS	S_THRSH_ST		R
0x7F	000 <u>0</u> 0000	Latched status for the ACR CTS Value Exceed Threshold interrupt. Once set this bit will remain high until the interrupt. Deen cleared via CTS_PASS_THRSH_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupts. The interrupts of the interrupts of the interrupts of the interrupts of the interrupts. Once set this bit will remain high until the interrupts of the interrupts of the interrupts of the interrupts of the interrupt. Once set this bit will remain high until the interrupts of the interrupt. Once set this bit will remain high until the interrupt of the interrupt. Once set this bit will remain high until the interrupt of the interrupt. Once set this bit will remain high until the interrupt of the interrupt. Once set this bit will remain high until the interrupt of	
CHANGE	N ST		R
0x7F	0000 <u>0</u> 000	Latched status for the ACR N Value Changed interrupt. Once set this bit will remain high until the interrupt has be cleared via CHANGE_N_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit 0 - Audio clock regeneration N value has not changed	
DA CIVET		1 - Audio clock regeneration N value has changed	
	ERROR_ST	Later ad status for the Dadrat Course intermed Organ antibio hit will remain high contilets into your than hear also	R
0x7F	00000 <u>0</u> 00	Latched status for the Packet Error interrupt. Once set this bit will remain high until the interrupt has been cleared PACKET_ERROR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	a via
		0 - No uncorrectable error detected in packet header. An interrupt has not been generated.	٦
ALIDIO 1	<u> </u> PCKT_ERR_ST	1 - Uncorrectable error detected in an unknown packet (in packet header). An interrupt has been generated	u. R
0x7F	000000 <u>0</u> 0	Latched status for the Audio Packet Error interrupt. Once set this bit will remain high until the interrupt has been via AUDIO_PCKT_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	cleared
		0 - No uncorrectable error detected in audio packets. An interrupt has not been generated. 1 - Uncorrectable error detected in an audio packet. An interrupt has been generated.	
	MUT_MDATA_ST		R
0x7F	0000000 <u>0</u>	Latched status for the New Gamut Metadata Packet interrupt. Once set this bit will remain high until the interrupt been cleared via NEW_GAMUT_MDATA_PCKT_CLR. This bit is only valid if enabled via corresponding the INT1 or interrupt mask bit	
		0 - No new Gamut metadata packet received or no change has taken place. An interrupt has not been gene 1 - New Gamut metadata packet received. An interrupt has been generated.	erated.
FIFO_NE	AR_OVFL_CLR		SC
0x80	<u>0</u> 0000000	Clear bit for the Audio FIFO Near Overflow interrupt.	
		0 - Does not clear 1 - Clears FIFO_NEAR_OVERL_ST	

Reg	Bits	Description	
FIFO_UN	NDERFLO_CLR		SC
0x80	0 <u>0</u> 000000	Clear bit for the Audio FIFO Underflow interrupt.	
		0 - Does not clear FIFO_UNDERFLO_ST 1 - Clears FIFO_UNDERFLO_ST	
FIFO_O\	/ERFLO_CLR	- Clear Fill O_OND Elli EO_OT	SC
0x80	00 <u>0</u> 00000	Clear bit for the Audio FIFO Overflow interrupt.	
		0 - Does not clear FIFO_OVERFLO_ST 1 - Clears FIFO_OVERFLO_ST	
CTS_PAS	SS_THRSH_CLR		SC
0x80	000 <u>0</u> 0000	Clear bit for ACR CTS Value Exceed Threshold interrupt.	
		0 - Does not clear 1 - Clears CTS_PASS_THRSH_ST	
CHANGE	E_N_CLR		SC
0x80	0000 <u>0</u> 000	Clear bit for ACR N Value Changed interrupt.	•
		0 - Does not clear CHANGE_N_ST	
DACKET	_ERROR_CLR	1 - Clears CHANGE_N_ST	SC
0x80	00000 <u>0</u> 00	Clear bit for Packet Error interrupt.	JC
		0 - Does not clear PACKET_ERROR_ST 1 - Clears PACKET_ERROR_ST	
AUDIO_	PCKT_ERR_CLR		SC
0x80	000000 <u>0</u> 0	Clear bit for Audio Packet Error interrupt.	
		0 - Does not clear AUDIO_PCKT_ERR_ST 1 - Clears AUDIO_PCKT_ERR_ST	
	AMUT_MDATA_CL		SC
0x80	0000000 <u>0</u>	Clear bit for New Gamut Metadata Packet interrupt.	
		0 - Does not clear NEW_GAMUT_MDATA_ST 1 - Clears NEW_GAMUT_MDATA_ST	
FIFO_NE	EAR_OVFL_MB2		R/W
0x81	<u>0</u> 0000000	INT2 interrupt mask for Audio FIFO Near Overflow interrupt. When set the Audio FIFO Near Overflow interrupt we the INT2 interrupt and FIFO_NEAR_OVFL_ST will indicate the interrupt status.	vill trigger
		0 - Disable Audio FIFO Near Overflow interrupt on INT2	
FIFO UN	NDERFLO_MB2	1 - Enable Audio FIFO Near Overflow interrupt on INT2	R/W
0x81	0 <u>0</u> 000000	INT2 interrupt mask for Audio FIFO Underflow interrupt. When set the Audio FIFO Underflow interrupt will trigge INT2 interrupt and FIFO_UNDERFLO_ST will indicate the interrupt status.	
		0 - Disable Audio FIFO Underflow interrupt on INT2 1 - Enable Audio FIFO Underflow interrupt on INT2	
FIFO_O\	/ERFLO_MB2		R/W
0x81	00 <u>0</u> 00000	INT2 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will trigger t interrupt and FIFO_OVERFLO_ST will indicate the interrupt status.	the INT2
		0 - Disable Audio FIFO Overflow interrupt on INT2 1 - Enable Audio FIFO Overflow interrupt on INT2	
CTS_PAS	SS_THRSH_MB2		R/W
0x81	000 <u>0</u> 0000	INT2 interrupt mask for ACR CTS Value Exceed Threshold interrupt. When set the ACR CTS Value Exceed Threshol interrupt will trigger the INT2 interrupt and CTS_PASS_THRSH_ST will indicate the interrupt status.	d
		0 - Disable ACR CTS Value Exceeded Threshold interrupt on INT2	
CHANGE	 E_N_MB2	1 - Enable ACR CTS Value Exceeded Threshold interrupt on INT2	R/W
0x81	0000 <u>0</u> 000	INT2 interrupt mask for ACR N Value changed interrupt. When set the ACR N Value changed interrupt will trigger interrupt and CHANGE_N_ST will indicate the interrupt status.	
		0 - Disables ACR N Value Changed interrupt for INT2 1 - Enables ACR N Value Changed interrupt for INT2	
	1	1	

Reg	Bits	Description	
_	ERROR_MB2	Internal of the property of th	R/W
0x81	00000 <u>0</u> 00	INT2 interrupt mask for Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the INT2 int and PACKET_ERROR_ST will indicate the interrupt status.	errupt
		0 - Disables Packet Error interrupt for INT2 1 - Enables Packet Error interrupt for INT2	
AUDIO_I	PCKT_ERR_MB2		R/W
0x81	000000 <u>0</u> 0	INT2 interrupt mask for Audio Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the If interrupt and AUDIO_PCKT_ERR_ST will indicate the interrupt status.	NT2
		0 - Disables Audio Packet Error interrupt for INT2 1 - Enables Audio Packet Error interrupt for INT2	
NEW GA	MUT_MDATA_M		R/W
0x81	0000000 <u>0</u>	INT2 interrupt mask for New Gamut Metadata packet interrupt. When set the New Gamut Metadata packet interrupt trigger the INT2 interrupt and NEW_GAMUT_MDATA_PCKT_ST will indicate the interrupt status.	rrupt will
		0 - Disables New Gamut metadata Infoframe interrupt for INT2 1 - Enables New SPD Infoframe interrupt for INT2	
	AR_OVFL_MB1		R/W
0x82	<u>0</u> 0000000	INT1 interrupt mask for Audio FIFO Near Overflow interrupt. When set the Audio FIFO Overflow interrupt will tri-INT1 interrupt and FIFO_NEAR_OVFL_ST will indicate the interrupt status.	gger the
		0 - Disable Audio FIFO Overflow interrupt on INT1	
EIEO LIN	l IDERFLO_MB1	1 - Enable Audio FIFO Overflow interrupt on INT1	R/W
0x82	0 <u>0</u> 000000	INT1 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will trigger interrupt and FIFO_OVERFLO_ST will indicate the interrupt status.	
		0 - Disable Audio FIFO Overflow interrupt on INT1 1 - Enable Audio FIFO Overflow interrupt on INT1	
	'ERFLO_MB1		R/W
0x82	00 <u>0</u> 00000	INT1 interrupt mask for Audio FIFO Overflow interrupt. When set the Audio FIFO Overflow interrupt will trigger interrupt and FIFO_OVERFLO_ST will indicate the interrupt status.	tne IN I I
		0 - Disable Audio FIFO Overflow interrupt on INT1 1 - Enable Audio FIFO Overflow interrupt on INT1	
CTS_PAS	S_THRSH_MB1		R/W
0x82	000 <u>0</u> 0000	INT1 interrupt mask for ACR CTS Value Exceed Threshold interrupt. When set the ACR CTS Value Exceed Threshol interrupt will trigger the INT1 interrupt and CTS_PASS_THRSH_ST will indicate the interrupt status.	ld
		0 - Disable ACR CTS Value Exceeded Threshold interrupt on INT1 1 - Enable ACR CTS Value Exceeded Threshold interrupt on INT1	1
	_N_MB1	THIT I A CONTROL TO THE STATE OF THE STATE O	R/W
0x82	0000 <u>0</u> 000	INT1 interrupt mask for ACR N Value changed interrupt. When set the ACR N Value changed interrupt will trigge interrupt and CHANGE_N_ST will indicate the interrupt status.	r the IN11
		0 - Disables ACR N Value Changed interrupt for INT1 1 - Enables ACR N Value Changed interrupt for INT1	
PACKET_	ERROR_MB1		R/W
0x82	00000 <u>0</u> 00	INT1 interrupt mask for Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the INT1 int and PACKET_ERROR_ST will indicate the interrupt status.	errupt
ALIDIO	DON'T EDD MAR	0 - Disables Packet Error interrupt for INT1 1 - Enables Packet Error interrupt for INT1	D 444
	O00000 <u>0</u> 0	INT1 interrupt mark for Audio Dacket Error interrupt When set the Audio Dacket Error interrupt will this age of the	R/W
0x82	000000 <u>0</u> 0	INT1 interrupt mask for Audio Packet Error interrupt. When set the Audio Packet Error interrupt will trigger the II interrupt and AUDIO_PCKT_ERR_ST will indicate the interrupt status.	NII
		0 - Disables Audio Packet Error interrupt for INT1	
NEW C		1 - Enables Audio Packet Error interrupt for INT1	R/W
0x82	MUT_MDATA_M 0000000 <u>0</u>	INT1 interrupt mask for New Gamut Metadata packet interrupt. When set the New Gamut Metadata packet inter	
0.02	55550000 <u>0</u>	trigger the INT1 interrupt and NEW_GAMUT_MDATA_PCKT_ST will indicate the interrupt status.	irupt WIII
		0 - Disables New Gamut METADATA Infoframe interrupt for INT1 1 - Enables New SPD Infoframe interrupt for INT1	

Reg	Bits	Description	
	OLOR_CHNG_RAV		R
0x83	<u>0</u> 0000000	Status of Deep Color Mode Changed Interrupt signal. When set to 1 it indicates a change in the deep color mode been detected. Once set, this bit will remain high until it is cleared via DEEP_COLOR_CHNG_CLR.	
		0 - Deep color mode has not changed 1 - Change in deep color triggered this interrupt	
VCLK CI	HNG_RAW	The state of the s	R
0x83	0 <u>0</u> 000000	Status of Video Clock Changed Interrupt signal. When set to 1 it indicates that irregular or missing pulses are det the TMDS clock. Once set, this bit will remain high until it is cleared via VCLK_CHNG_CLR.	
		0 - No irregular or missing pulse detected in TMDS clock 1 - Irregular or missing pulses detected in TMDS clock triggered this interrupt	
AUDIO_I	MODE_CHNG_RA		R
0x83	00 <u>0</u> 00000	Status of Audio Mode Change Interrupt signal. When set to 1 it indicates that the type of audio packet received changed. The following are considered Audio modes, No Audio Packets, Audio Sample Packet, DSD packet, HBR DST Packet. Once set, this bit will remain high until it is cleared via AUDIO_MODE_CHNG_CLR.  0 - Audio mode has not changed.	
		1 - Audio mode has changed.	
PARITY	ERROR_RAW		R
0x83	000 <u>0</u> 0000	Status of Parity Error Interrupt signal. When set to 1 it indicates an audio sample packet has been received with perror. Once set, this bit will remain high until it is cleared via PARITY_ERROR_CLR.	parity
		0 - No parity error detected in audio packets 1 - Parity error has been detected in an audio packet	
NEW_SA	MP_RT_RAW		R
0x83	0000 <u>0</u> 000	Status of new sampling rate interrupt signal. When set to 1 it indicates that audio sampling frequency field in ch status data has changed. Once set, this bit will remain high until it is cleared via NEW_SAMP_RT _CLR.	annel
ALIDIO	ELT LINE DAW	0 - Sampling rate bits of the channel status data on audio channel 0 have not changed 1 - Sampling rate bits of the channel status data on audio channel 0 have changed	
	FLT_LINE_RAW	Control CA Profile 12 and the Control Miles and A St. Profile Profile And A St. Prof	R
0x83	00000 <u>0</u> 00	Status of Audio Flat Line interrupt signal. When set to 1 it indicates audio sample packet has been received with line bit set to 1. Once set, this bit will remain high until it is cleared via AUDIO_FLT_LINE_CLR.	the Flat
		0 - Audio sample packet with flat line bit set has not been received 1 - Audio sample packet with flat line bit set has been received	
	ADS_FRQ_RAW		R
0x83	000000 <u>0</u> 0	Status of New TMDS Frequency interrupt signal. When set to 1 it indicates the TMDS Frequency has changed by than the tolerance set in FREQTOLERANCE[3:0]. Once set, this bit will remain high until it is cleared via NEW_TMDS_FREQ_CLR.	more
		0 - TMDS frequency has not changed by more than tolerance set in FREQTOLERANCE[3:0] in the HDMI Ma 1 - TMDS frequency has changed by more than tolerance set in FREQTOLERANCE[3:0] in the HDMI Map	
	AR_UFLO_RAW	Control Property and the second secon	R
0x83	0000000 <u>0</u>	Status of Audio FIFO Near Underflow interrupt signal. When set to 1 it indicates the Audio FIFO is near underflow number of FIFO registers containing stereo data is less or equal to value set in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD. Once set, this bit will remain high until it is cleared via FIFO_NEAR_UFLO_CLR.	v as the
		0 - Audio FIFO has not reached low threshold defined in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD [5:0] 1 - Audio FIFO has reached low threshold defined in AUDIO_FIFO_ALMOST_EMPTY_THRESHOLD [5:0]	
	OLOR_CHNG_ST	Laterbook status of Dean Colon Made Characteristics of Constructive Status of Colon Status Status of Colon Status	R
0x84	<u>0</u> 0000000	Latched status of Deep Color Mode Change Interrupt. Once set this bit will remain high until the interrupt has be cleared via DEEP_COLOR_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt bit	
		0 - Deep color mode has not changed 1 - Change in deep color has been detected	
VCLK_C	HNG_ST		R
0x84	0 <u>0</u> 000000	Latched status of Video Clock Change Interrupt. Once set this bit will remain high until the interrupt has been clovely VCLK_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	eared via
		0 - No irregular or missing pulse detected in TMDS clock 1 - Irregular or missing pulses detected in TMDS clock	

Reg	Bits	Description	
	MODE_CHNG_S		R
0x84	00 <u>0</u> 00000	Latched status of Audio Mode Change Interrupt. Once set this bit will remain high until the interrupt has been AUDIO_MODE_CHNG_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask b	
		0 - Audio mode has not changed 1 - Audio mode has changed. The following are considered Audio modes, No Audio, PCM, DSD, HBR or D	ST.
PARITY_	ERROR_ST		R
0x84	000 <u>0</u> 0000	Latched status of Parity Error Interrupt. Once set this bit will remain high until the interrupt has been cleared vi PARITY_ERROR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit  0 - No parity error detected in audio packets	a
		1 - Parity error detected in an audio packet	
	MP_RT_ST		R
0x84	0000 <u>0</u> 000	Latched status of New Sampling Rate Interrupt. Once set this bit will remain high until the interrupt has been of NEW_SAMP_RT_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	leared via
		0 - Sampling rate bits of the channel status data on audio channel 0 have not changed 1 - Sampling rate bits of the channel status data on audio channel 0 have changed.	
	FLT_LINE_ST		R
0x84	00000 <u>0</u> 00	Latched status of New TMDS Frequency Interrupt. Once set this bit will remain high until the interrupt has been via NEW_TMDS_FREQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask be	
		<ul><li>0 - Audio sample packet with flat line bit set has not been received</li><li>1 - Audio sample packet with flat line bit set has been received</li></ul>	
	ADS_FRQ_ST		R
0x84	000000 <u>0</u> 0	Latched status of New TMDS Frequency Interrupt. Once set this bit will remain high until the interrupt has been via NEW_TMDS_FREQ_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask be	
		0 - TMDS frequency has not changed by more than tolerance 1 - TMDS frequency has changed by more than tolerance	
FIFO_NE	AR_UFLO_ST		R
0x84	0000000 <u>0</u>	Latched status for the Audio FIFO Near Underflow interrupt. Once set this bit will remain high until the interrupt cleared via FIFO_UFLO_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask is	
2552 61		0 - Audio FIFO has not reached low threshold 1 - Audio FIFO has reached low threshold	1.00
	OLOR_CHNG_CL		SC
0x85	<u>0</u> 0000000	Clear bit for the Deep Color Mode Change Interrupt.	
		0 - Does not clear DEEP_COLOR_CHNG_ST 1 - Clears DEEP_COLOR_CHNG_ST	
VCLK C	HNG_CLR	1 - Clears DELT _COLON_CTING_51	SC
0x85	0 <u>0</u> 000000	Clear bit for the Video Clock Change Interrupt.	30
		0 - Does not clear VCLK_CHNG_ST 1 - Clears VCLK_CHNG_ST	
AUDIO_I	MODE_CHNG_C		SC
0x85	00 <u>0</u> 00000	Clear bit for the Audio Mode Change Interrupt.	
		0 - Does not clear AUDIO_MODE_CHNG_ST 1 - Clears AUDIO_MODE_CHNG_ST	
PARITY_	ERROR_CLR		SC
0x85	000 <u>0</u> 0000	Clear bit for the Parity Error Interrupt.	
		0 - Does not clear 1 - Clears PARRITY_ERROR_ST	
	MP_RT_CLR		SC
0x85	0000 <u>0</u> 000	Clear bit for the New Sample Rate Interrupt.	
		0 - Does not clear NEW_SAMP_RT_ST 1 - Clears NEW_SAMP_RT_ST	
	FLT_LINE_CLR		SC
0x85	00000 <u>0</u> 00	Clear bit for the Audio Flat line Interrupt.	
		0 - Does not clear 1 - Clears AUDIO_FLT_LINE_ST	

Reg	Bits	Description	
NEW_TA	MDS_FRQ_CLR		SC
0x85	000000 <u>0</u> 0	Clear bit for the New TMDS Frequency Interrupt.	
		O. D I. NEW TARK FRO CT.	
		0 - Does not clear NEW_TMDS_FRQ_ST	
FIFO NE	AD HELO CLD	1 - Clears NEW_TMDS_FRQ_ST	
	EAR_UFLO_CLR	Close hit for the Audio FIFO Near Indeedlaw intervent	SC
0x85	0000000 <u>0</u>	Clear bit for the Audio FIFO Near Underflow interrupt.	
		0 - Does not clear	
		1 - Clears FIFO_NEAR_UFLO_ST	
DFFP C	OLOR CHNG MB		R/W
0x86	<u>0</u> 0000000	INT2 interrupt mask for Deep Color Mode Changed interrupt. When set the Deep Color Mode Changed interrupt	
	_	trigger the INT2 interrupt and DEEP_COLOR_CHNG_ST will indicate the interrupt status.	
		0 - Disable Deep Color Mode Changed interrupt on INT2	
		1 - Enable Deep Color Mode Changed interrupt on INT2	
VCLK_CI	HNG_MB2		R/W
0x86	0 <u>0</u> 000000	INT2 interrupt mask for Video Clock Changed interrupt. When set the Video Clock Changed interrupt will trigger	the INT2
		interrupt and VCLK_CHNG_ST will indicate the interrupt status.	
		O. Disable Video Cloud Channel interment on INTO	
		0 - Disable Video Clock Changed interrupt on INT2	
ALIDIO	MODE CLING M	1 - Enable Video Clock Changed interrupt on INT2	D/M/
0x86	MODE_CHNG_M	B2 INT2 interrupt mask for Audio Mode Change interrupt. When set the Audio Mode Change interrupt will trigger t	R/W
UX80	00 <u>0</u> 00000	interrupt and AUDIO_MODE_CHNG_ST will indicate the interrupt status.	ne iivī z
		interrupt and AODIO_MODE_Critica_51 will indicate the interrupt status.	
		0 - Disable Audio Mode Changed interrupt on INT2	
		1 - Enable Audio Mode Changed interrupt on INT2	
PARITY_	ERROR_MB2		R/W
0x86	000 <u>0</u> 0000	INT2 interrupt mask for Parity Error interrupt. When set the Parity Error interrupt will trigger the INT2 interrupt ar	nd
		PARITY_ERROR_ST will indicate the interrupt status.	
		0 - Disable Parity Error interrupt on INT2	
		1 - Enable Parity Error interrupt on INT2	
	AMP_RT_MB2	INTO the second Control Control Details and Albertain Aller Control to the State of Albertain	R/W
0x86	0000 <u>0</u> 000	INT2 interrupt mask for New Sample Rate interrupt. When set the New Sample interrupt will trigger the INT2 interaction and NEW_SAMP_RT_ST will indicate the interrupt status.	errupt
		and NEW_SANIF_NI_ST will indicate the interrupt status.	
		0 - Disable New Sample Rate interrupt on INT2	
		1 - Enable New Sample Rate interrupt on INT2	
AUDIO	FLT_LINE_MB2		R/W
0x86	00000 <u>0</u> 00	INT2 interrupt mask for Audio Flat line interrupt. When set the Audio Flat line interrupt will trigger the INT2 inter	
	_	AUDIO_FLT_LINE_ST will indicate the interrupt status.	
		0 - Disable Audio Flat Line interrupt on INT2	
		1 - Enable Audio Flat Line interrupt on INT2	
	MDS_FRQ_MB2		R/W
0x86	000000 <u>0</u> 0	INT2 interrupt mask for New TMDS Frequency interrupt. When set the New TMDS Frequency interrupt will trigge	er the
		INT2 interrupt and NEW_TMDS_ST will indicate the interrupt status.	
		0 - Disable New TMDS Frequency interrupt on INT2	
		1 - Enable New TMDS Frequency interrupt on INT2	
FIFO NE	L EAR_UFLO_MB2	1 - Enable New TMD3 Frequency interrupt on INT2	R/W
0x86	0000000 <u>0</u>	INT2 interrupt mask for Audio FIFO Near Underflow interrupt. When set the Audio FIFO Near Underflow interrup	
0,100	<u>o</u>	trigger the INT2 interrupt and FIFO_NEAR_UFLO_ST will indicate the interrupt status.	
		0 - Disable Audio FIFO Near Underflow interrupt on INT2	
		1 - Enable Audio FIFO Near Underflow interrupt on INT2	
DEEP_C	OLOR_CHNG_MB	, ,	R/W
0x87	<u>0</u> 00000000	INT1 interrupt mask for Deep Color Mode Changed interrupt. When set the Deep Color Mode Changed interrupt	will
		trigger the INT1 interrupt and DEEP_COLOR_CHNG_ST will indicate the interrupt status.	
		0 - Disable Deep Color Mode Change interrupt on INT1 1 - Enable Deep Color Mode interrupt on INT1	

Reg	Bits	Description	
	HNG_MB1		R/W
0x87	0 <u>0</u> 000000	INT1 interrupt mask for Video Clock Changed interrupt. When set the Video Clock Changed interrupt will trigge interrupt and VCLK_CHNG_ST will indicate the interrupt status.	r the INT1
		0 - Disable Video Clock Change interrupt on INT1 1 - Enable Video Clock Change interrupt on INT1	
AUDIO_	MODE_CHNG_M		R/W
0x87	00 <u>0</u> 00000	INT1 interrupt mask for Audio Mode Changed interrupt. When set the Audio Mode Changed interrupt will trigg INT1 interrupt and AUDIO_MODE_CHNG_ST will indicate the interrupt status.  0 - Disable Audio Mode Change interrupt on INT1	er the
		1 - Enable Audio Mode Change interrupt on INT1	
	ERROR_MB1		R/W
0x87	000 <u>0</u> 0000	INT1 interrupt mask for Parity Error interrupt. When set the Parity Error interrupt will trigger the INT1 interrupt a PARITY_ERROR_ST will indicate the interrupt status.	and
		0 - Disable Parity Error interrupt on INT1	
NIEVAL CA	114D DT 14D4	1 - Enable Parity Error interrupt on INT1	D 04/
	AMP_RT_MB1	I INTTA Second Control Control Design of Miles and India Control Design of Silvers and INC.	R/W
0x87	0000 <u>0</u> 000	INT1 interrupt mask for New Sample Rate interrupt. When set the New Sample Rate interrupt will trigger the IN interrupt and NEW_SAMP_RT_ST will indicate the interrupt status.	11
		0 - Disable New Sample Rate interrupt on INT1 1 - Enable New Sample Rate interrupt on INT1	
	FLT_LINE_MB1	There is a second of the first	R/W
0x87	00000 <u>0</u> 00	INT1 interrupt mask for Audio Flat Line interrupt. When set the Audio Flat Line interrupt will trigger the INT1 int and AUDIO_FLT_LINE_ST will indicate the interrupt status.	errupt
		0 - Disable Audio Flat Line interrupt on INT1 1 - Enable Audio Flat Line interrupt on INT1	
NEW_TA	MDS_FRQ_MB1		R/W
0x87	000000 <u>0</u> 0	INT1 interrupt mask for New TMDS Frequency interrupt. When set the New TMDS Frequency interrupt will trigg INT1 interrupt and NEW_TMDS_FREQ_ST will indicate the interrupt status.	er the
		0 - Disable New TMDS Frequency interrupt on INT1 1 - Enable New TMDS Frequency interrupt on INT1	
FIFO_NE	EAR_UFLO_MB1		R/W
0x87	0000000 <u>0</u>	INT1 interrupt mask for Audio FIFO Near Underflow interrupt. When set the Audio FIFO Near Underflow interrupt trigger the INT1 interrupt and FIFO_UFLO_ST will indicate the interrupt status.	pt will
		0 - Disable Audio FIFO Overflow interrupt on INT1 1 - Enable Audio FIFO Overflow interrupt on INT1	
MS INF	_CKS_ERR_RAW	1 Enable Addio in O Overnow interrupt on inter	R
0x88	<u>0</u> 00000000	Status of MPEG Source Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum er been detected for an MPEG Source Infoframe. Once set, this bit will remain high until it is cleared via MS_INF_CKS_ERR_CLR.  0 - No MPEG source infoframe checksum error has occurred	ror has
		1 - An MPEG source infoframe checksum error has occurred	
SPD INF	F_CKS_ERR_RAW		R
0x88	0 <u>0</u> 000000	Status of SPD Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error has be detected for an SPD Infoframe. Once set, this bit will remain high until it is cleared via ASPD_INF_CKS_ERR_CLR	een
		0 - No SPD infoframe checksum error has occurred 1 - An SPD infoframe checksum error has occurred	1.5
AUD_IN 0x88	F_CKS_ERR_RAW 0000000	Status of Audio Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error has detected for an Audio Infoframe. Once set, this bit will remain high until it is cleared via AUDIO_INF_CKS_ERR_C	
		0 - No Audio infoframe checksum error has occurred 1 - An Audio infoframe checksum error has occurred	
AVI_INF	_CKS_ERR_RAW		R
0x88	000 <u>0</u> 0000	Status of AVI Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum error has be detected for an AVI InfoFrame. Once set, this bit will remain high until it is cleared via AVI_INF_CKS_ERR_CLR.	
		0 - No AVI infoframe checksum error has occurred 1 - An AVI infoframe checksum error has occurred	

Reg	Bits	Description	$\overline{}$
	RED_A_RAW	R	
0x88	00000 <u>0</u> 00	Status of Port A Ri expired Interrupt signal. When set to 1 it indicates that HDCP cipher Ri value for Port A expired. Once set, this bit will remain high until it is cleared via RI_EXPIRED_A_CLR.	!
		0 - No Ri expired on port A 1 - Ri expired on port A	
AKSV_U	PDATE_A_RAW	R	
0x88	0000000 <u>0</u>	Status of Port A AKSV Update Interrupt signal. When set to 1 it indicates that transmitter has written its AKSV into HDCP registers for Port A. Once set, this bit will remain high until it is cleared via AKSV_UPDATE_A_CLR.	,
		0 - No AKSV updates on port A 1 - Detected a write access to the AKSV register on port A	
MS_INF	_CKS_ERR_ST	R	
0x89	<u>0</u> 0000000	Latched status of MPEG Source Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via MS_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit  0 - No change in MPEG source infoframe checksum error	
		1 - An MPEG source infoframe checksum error has triggered this interrupt	
SPD_INF	F_CKS_ERR_ST	R	
0x89	0 <u>0</u> 000000	Latched status of SPD Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via SPD_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding to the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit is only valid if enabled via corresponding to the INT1 or INT2 interrupt mask bit is only valid in the INT1 or INT2 interrupt mask bit is only valid in the INT1 or INT2 interrupt mask bit is only valid in the INT1 or INT	
		0 - No change in SPD infoframe checksum error 1 - An SPD infoframe checksum error has triggered this interrupt	
ALID IN	 F_CKS_ERR_ST	1 - All 3FD illionante checksum enormas triggered this interrupt	
0x89	0000000	Latched status of Audio Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via AUDIO_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	t
		0 - No change in Audio infoframe checksum error 1 - An Audio infoframe checksum error has triggered this interrupt	
AVI_INF	_CKS_ERR_ST	R	
0x89	000 <u>0</u> 0000	Latched status of AVI Infoframe Checksum Error interrupt. Once set this bit will remain high until the interrupt has been cleared via AVI_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - No change in AVI infoframe checksum error 1 - An AVI infoframe checksum error has triggered this interrupt	
RI_EXPI	RED_A_ST	R	
0x89	00000 <u>0</u> 00	Latched status of Port A Ri expired Interrupt. Once set this bit will remain high until the interrupt has been cleared via RI_EXPIRED_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	
		0 - No Ri expired on port A 1 - Ri expired on port A	
AKSV_U	PDATE_A_ST	R	
0x89	0000000 <u>0</u>	Latched status of Port A AKSV Update Interrupt. Once set this bit will remain high until the interrupt has been cleared vi AKSV_UPDATE_A_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 interrupt mask bit	ia
		0 - No AKSV updates on port A 1 - Detected a write access to the AKSV register on port A	
MS INE	_CKS_ERR_CLR	1 - Detected a write access to the AKSV register on port A   SC	
0x8A	<u>0</u> 0000000	Clear bit for the MPEG Source Infoframe Checksum Error Interrupt.	
600 111		0 - Does not clear MS_INF_CKS_ERR_ST 1 - Clears MS_INF_CKS_ERR_ST	
SPD_INF 0x8A	O <u>0</u> 000000	Clear bit for the SPD Infoframe Checksum Error Interrupt.	
		0 - Does not clear 1 - Clears SPD_INF_CKS_ERR_ST	
AUD_IN 0x8A	F_CKS_ERR_CLR 00 <b>0</b> 00000	Clear bit for the Audio Infoframe Checksum Error Interrupt.	
		0 - Does not clear AUD_INF_CKS_ERR_ST 1 - Clears AUD_INF_CKS_ERR_ST	

Reg	Bits	Description	
AVI_INF_	CKS_ERR_CLR		SC
0x8A	000 <u>0</u> 0000	Clear bit for the AVI Infoframe Checksum Error Interrupt.	
		0 - Does not clear AVI_INF_CKS_ERR_ST	
DI EVOIE		1 - Clears AVI_INF_CKS_ERR_ST	
Ox8A	RED_A_CLR	Clear hit for the Dort A Di avaired Intervient	SC
UX8A	00000 <u>0</u> 00	Clear bit for the Port A Ri expired Interrupt.	
		0 - Does not clear RI_EXPIRED_A_ST	
		1 - Clears RI_EXPIRED_A_ST	
AKSV U	PDATE_A_CLR	1 Clcdi31ii_L7( Inteb_7(_3)	SC
0x8A	0000000 <u>0</u>	Clear bit for the Port A AKSV Update Interrupt.	
	_		
		0 - Does not clear	
		1 - Clears AKSV_UPDATE_A_ST	
	_CKS_ERR_MB2		R/W
0x8B	<u>0</u> 00000000	INT2 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe	
		Checksum Error interrupt will trigger the INT2 interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt stat	us.
		O Disable MDEC Course by fifty and Charles are Financial and INTO	
		0 - Disable MPEG Source Infoframe Checksum Error interrupt on INT2 1 - Enable MPEG Source Infoframe Checksum Error interrupt on INT2	
CDD INE	CKS_ERR_MB2	1 - Enable MPEG Source miorianie Checksum Error interrupt on inviz	R/W
0x8B	00000000	INT2 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error in	
OXOD	0 <u>0</u> 000000	will trigger the INT2 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status.	пспарс
		0 - Disable SPD Infoframe Checksum Error interrupt on INT2	
		1 - Enable SPD Infoframe Checksum Error interrupt on INT2	
AUD_INI	F_CKS_ERR_MB2		R/W
0x8B	00 <u>0</u> 00000	INT2 interrupt mask for Audio Infoframe Checksum Error interrupt. When set the Audio Infoframe Checksum Error	or
		interrupt will trigger the INT2 interrupt and AUDIO_INF_CKS_ERR_ST will indicate the interrupt status.	
		0 - Disable Audio Infoframe Checksum Error interrupt on INT2	
A\/  INIT	CVC FDD MD3	1 - Enable Audio Infoframe Checksum Error interrupt on INT2	D/M/
Ox8B	CKS_ERR_MB2	INT2 interrupt mask for AVI Infoframe Checksum Error interrupt. When set the AVI Infoframe Checksum Error inte	R/W
UXOD	000 <u>0</u> 0000	trigger the INT2 interrupt and AVI_INF_CKS_ERR_ST will indicate the interrupt status.	errupt wiii
		tingger the inti2 interrupt and 701_inti_ens_enit_51 will indicate the interrupt status.	
		0 - Disable AVI Infoframe Checksum Error interrupt on INT2	
		1 - Enable AVI Infoframe Checksum Error interrupt on INT2	
RI_EXPIR	RED_A_MB2		R/W
0x8B	00000 <u>0</u> 00	INT2 interrupt mask for Port A Ri expired interrupt. When set the Port A Ri expired interrupt will trigger the INT2	interrupt
		and RI_EXPIRED_A_ST will indicate the interrupt status.	
		0 - Disable Port A Ri expired interrupt on INT2	
ALCO	DOATE : ::==	1 - Enable Port A Ri expired interrupt on INT2	D.C.
	PDATE_A_MB2	INTO Second of Data ANGVIII de la companya de Data ANGVIII de la companya della companya della companya de la companya de la companya della c	R/W
0x8B	0000000 <u>0</u>	INT2 interrupt mask for Port A AKSV Update interrupt. When set the Port A AKSV Update interrupt will trigger the	e INT2
		interrupt and AKSV_UPDATE_A_ST will indicate the interrupt status.	
		0 - Disable Port A AKSV Update interrupt on INT2	
		1 - Enable Port A AKSV Update interrupt on INT2	
MS INF	_CKS_ERR_MB1	1 - Eliable Fort A Altor Opuate interrupt of five 2	R/W
0x8C	<u>0</u> 0000000	INT1 interrupt mask for MPEG Source Infoframe Checksum Error interrupt. When set the MPEG Source Infoframe	
one-	<u>-</u>	Checksum Error interrupt will trigger the INT1 interrupt and MS_INF_CKS_ERR_ST will indicate the interrupt stat	
		0 - Disable SPD Infoframe Checksum Error interrupt on INT1	
		1 - Enable SPD Infoframe Checksum Error interrupt on INT1	
SPD_INF	_CKS_ERR_MB1		R/W
0x8C	0 <u>0</u> 0000000	INT1 interrupt mask for SPD Infoframe Checksum Error interrupt. When set the SPD Infoframe Checksum Error in	terrupt
		will trigger the INT1 interrupt and SPD_INF_CKS_ERR_ST will indicate the interrupt status.	
		0 - Disable SPD Infoframe Checksum Error interrupt on INT1	
		1 - Enable SPD Infoframe Checksum Error interrupt on INT1	

Reg	Bits	Description	
	F_CKS_ERR_MB1		R/W
0x8C	00 <u>0</u> 00000	INT1 interrupt mask for Audio Infoframe Checksum Error interrupt. When set the Audio Infoframe Checksum Error interrupt will trigger the INT1 interrupt and AUDIO_INF_CKS_ERR_ST will indicate the interrupt status.	or
		0 - Disable Audio Infoframe Checksum Error interrupt on INT1 1 - Enable Audio Infoframe Checksum Error interrupt on INT1	
	_CKS_ERR_MB1		R/W
0x8C	000 <u>0</u> 0000	INT1 interrupt mask for AVI Infoframe Checksum Error interrupt. When set the AVI Infoframe Checksum Error interrupt trigger the INT1 interrupt and AVI_INF_CKS_ERR_ST will indicate the interrupt status.	errupt will
		0 - Disable AVI Infoframe Checksum Error interrupt on INT1 1 - Enable AVI Infoframe Checksum Error interrupt on INT1	
RI_EXPIF	RED_A_MB1		R/W
0x8C	00000 <u>0</u> 00	INT1 interrupt mask for Port A Ri expired interrupt. When set the Port A AKSV Update interrupt will trigger the IN interrupt and RI_EXPIRED_A_ST will indicate the interrupt status.	IT1
		0 - Disable Port A Ri expired interrupt on INT1 1 - Enable Port BARi expired interrupt on INT1	
AKSV_U	PDATE_A_MB1		R/W
0x8C	0000000 <u>0</u>	INT1 interrupt mask for Port A AKSV Update interrupt. When set the Port A AKSV Update interrupt will trigger th interrupt and AKSV_UPDATE_A_ST will indicate the interrupt status.	e INT1
		0 - Disable Port A AKSV Update interrupt on INT1 1 - Enable Port A AKSV Update interrupt on INT1	
VS_INF	CKS_ERR_RAW		R
0x8D	0000000 <u>0</u>	Status of Vendor Specific Infoframe Checksum Error interrupt signal. When set to 1 it indicates that a checksum of been detected for an Vendor Specific Infoframe. Once set, this bit will remain high until it is cleared via VS_INF_CKS_ERR_CLR.	error has
		0 - No VS infoframe checksum error has occurred 1 - A VS infoframe checksum error has occurred	
VS_INF_ 0x8E	CKS_ERR_ST 00000000	Latched status of MPEG Source Infoframe Checksum Error interrupt. Once set this bit will remain high until the i	R
		has been cleared via MS_INF_CKS_ERR_CLR. This bit is only valid if enabled via corresponding the INT1 or INT2 i mask bit  0 - No change in VS infoframe checksum error  1 - A VS infoframe checksum error has triggered this interrupt	
	CKS_ERR_CLR		SC
0x8F	0000000 <u>0</u>	Clear bit for the Vendor Specific Infoframe Checksum Error Interrupt.  0 - Does not clear  1 - Clears VS_INF_CKS_ERR_ST	
VS INF	CKS_ERR_MB2	1	R/W
0x90	0000000 <u>0</u>	INT2 interrupt mask for Vendor Specific Infoframe Checksum Error interrupt. When set the Vendor Specific Infoframe Checksum Error interrupt will trigger the INT2 interrupt and VS_INF_CKS_ERR_ST will indicate the interrupt state 0 - Disable Vendor Specific Infoframe Checksum Error interrupt on INT2	ame
		1 - Enable Vendor Specific Infoframe Checksum Error interrupt on INT2	
VS_INF_ 0x91	CKS_ERR_MB1 000000000	INT1 interrupt mask for Vendor Specific Infoframe Checksum Error interrupt. When set the Vendor Specific Infoframe Checksum Error interrupt will trigger the INT1 interrupt and VS_INF_CKS_ERR_ST will indicate the interrupt state.	
		0 - Disable Vendor Specific Checksum Error interrupt on INT1 1 - Enable Vendor Specific Checksum Error interrupt on INT1	
	_RDY2_RAW	Paw status of CEC Passivar Ruffor 2 Pandy signal Whan satta 1 it indicates that a CEC frame has been asset in the	R
0x92	00 <u>0</u> 00000	Raw status of CEC Receiver Buffer 2 Ready signal. When set to 1 it indicates that a CEC frame has been received a waiting to be read in receiver frame buffer 2.	and is
		0 - No change 1 - CEC Rx buffer 2 has received a complete message which is ready be read by the host	
CEC_RX	_RDY1_RAW		R
0x92	000 <u>0</u> 0000	Raw status of CEC Receiver Buffer 1 Ready signal. When set to 1 it indicates that a CEC frame has been received a waiting to be read in receiver frame buffer 1.	
		0 - No change 1 - CEC Rx buffer 1 has received a complete message which is ready be read by the host	

D	D'	I no contration
Reg	Bits _RDY0_RAW	Description   R
0x92	0000 <u>0</u> 000	Raw status of CEC Receiver Buffer 0 Ready signal. When set to 1 it indicates that a CEC frame has been received and is waiting to be read in receiver frame buffer 0.
		0 - No change 1 - CEC Rx buffer 0 has received a complete message which is ready be read by the host
CEC_TX_	_RETRY_TIMEOUT	_RAW R
0x92	00000 <u>0</u> 00	Raw status of CEC Transmitter retry timeout signal.  0 - No change  1 - CEC TX has retried to send the current message by the no. of times specified in the TX_RETRY_REGISTER but it
		was unsuccessful every time
CEC_TX_	_ARBITRATION_LC	,
0x92	000000 <u>0</u> 0	Raw status of CEC Transmitter Arbitration lost signal.
CEC TV	DEADY DAW	0 - No change 1 - CEC TX has lost arbitration to another TX
	_READY_RAW	R
0x92	0000000 <u>0</u>	Raw status of CEC Transmitter 'message sent' signal. This bit will be go high whenever the TX has successfully sent a message.
		0 - No change
CEC TI	DDV(2 CT	1 - CEC TX has successfully sent the last outgoing message
	_RDY2_ST	R
0x93	00 <u>0</u> 00000	Latched status of CEC_RX_RDY2_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When a message has been received into buffer 2 this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR.
		0 - No change 1 - New CEC message received in buffer 2
CEC_RX_	RDY1_ST	R
0x93	000 <u>0</u> 0000	Latched status of CEC_RX_RDY1_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When a message has been received into buffer 1 this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR.  0 - No change
		1 - New CEC message received in buffer 1
CEC_RX_	RDY0_ST	R
0x93	0000 <u>0</u> 000	Latched status of CEC_RX_RDY0_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When a message has been received into buffer 0 this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_RX_RDY0_CLR.
		0 - No change
CEC TV	_ _retry_timeout	1 - New CEC message received in buffer 0  R
0x93	00000 <u>0</u> 00	Latched status of CEC_TX_RETRY_TIMEOUT_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. If the CEC TX fails to send the current message within the number of retry attempts specified by CEC_TX_RETRY this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_TX_RETRY_TIMEOUT_CLR.
		0 - No change
		1 - CEC TX has tried but failed to resend the current message for the number of times specified by CEC_TX_RETRY
	_ARBITRATION_LC	
0x93	000000 <u>0</u> 0	Latched status of CEC_TX_ARBITRATION_LOST_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. If the CEC TX loses arbitration while trying to send a message this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_TX_ARBITRATION_LOST_CLR.
		0 - No change 1 - The CEC TX has lost arbitration to another TX
	_READY_ST	R
0x93	0000000 <u>0</u>	Latched status of CEC_TX_READY_RAW signal. This bit is only valid if enabled via the corresponding INT1 or INT2 interrupt mask bit. When the CEC TX successfully sends the current message this bit is set. Once set this bit will remain high until the interrupt has been cleared via CEC_TX_READY_CLR.
		0 - No change 1 - Message transmitted successfully

Reg	Bits	Description	
CEC_RX	_RDY2_CLR		SC
0x94	00 <u>0</u> 00000	Clear bit for CEC Receiver Buffer 2 Ready interrupt.	
		a B	
		0 - Does not clear CEC_RX_RDY2_ST	
CEC BY	_RDY1_CLR	1 - Clears CEC_RX_RDY2_ST	SC
0x94	000 <u>0</u> 0000	Clear bit for CEC Receiver Buffer 1 Ready interrupt.	30
		,,,,	
		0 - Does not clear CEC_RX_RDY1_ST	
		1 - Clears CEC_RX_RDY1_ST	
	_RDY0_CLR		SC
0x94	0000 <u>0</u> 000	Clear bit for CEC Receiver Buffer 0 Ready interrupt.	
		0 - Does not clear CEC_RX_RDY0_ST	
		1 - Clears CEC_RX_RDY0_ST	
CEC TX	_RETRY_TIMEOUT	CLR	SC
0x94	00000 <u>0</u> 00	Clear bit for CEC Transmitter Retry Timeout interrupt.	
		0 - Does not clear CEC_TX_RETRY_TIMEOUT_ST	
		1 - Clears CEC_TX_RETRY_TIMEOUT_ST	
	_ARBITRATION_LC		SC
0x94	000000 <u>0</u> 0	Clear bit for CEC Transmitter Arbitration Lost interrupt.	
		0 - Does not clear CEC_TX_ARBITRATION_LOST_ST	
		1 - Clears CEC_TX_ARBITRATION_LOST_ST	
CEC_TX_	_READY_CLR		SC
0x94	00000000 <u>0</u>	Clear bit for CEC Transmitter Ready interrupt.	•
		0 - Does not clear CEC_TX_READY_ST	
CEC DV	DDV2 MD2	1 - Clears CEC_TX_READY_ST	D 444
0x95	_RDY2_MB2	INT2 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt	R/W
UX93	00 <u>0</u> 00000	trigger the INT2 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	Jt WIII
		tingger the invizimentape and elec_inv_no iz_si will indicate the interrupt status.	
		0 - Disables CEC Receiver Buffer 2 Ready interrupt on INT2	
		1 - Enables CEC Receiver Buffer 2 Ready interrupt on INT2	
CEC_RX	_RDY1_MB2		R/W
0x95	000 <u>0</u> 0000	INT2 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt	ot will
		trigger the INT2 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	
		0 - Disables CEC Receiver Buffer 1 Ready interrupt on INT2	
		1 - Enables CEC Receiver Buffer 1 Ready interrupt on INT2	
CEC_RX	_RDY0_MB2		R/W
0x95	0000 <u>0</u> 0000	INT2 interrupt mask for CEC Receiver Buffer 0 Ready interrupt. When set the CEC Receiver Buffer 0 Ready interrupt	ot will
		trigger the INT2 interrupt and CEC_RX_RDY0_ST will indicate the interrupt status.	
		a Di II CECD i D'C aD I i i i INTA	
		0 - Disables CEC Receiver Buffer 0 Ready interrupt on INT2 1 - Enables CEC Receiver Buffer 0 Ready interrupt on INT2	
CFC TX	_ _RETRY_TIMEOUT	, ,	R/W
0x95	00000000	INT2 interrupt mask for CEC Transmitter Retry Timeout interrupt. When set the CEC Transmitter Retry Timeout in	
-		will trigger the INT2 interrupt and CEC_TX_RETRY_TIMEOUT_ST will indicate the interrupt status.	
		0 - Disables CEC Receiver Transmitter Timeout Retry interrupt on INT2	
CE C =	A DOUTO ATION	1 - Enables CEC Receiver Transmitter Timeout Retry interrupt on INT2	D. ***
	_ARBITRATION_LO	OST_MB2 INT2 interrupt mask for CEC Transmitter Arbitration Lost interrupt. When set the CEC Transmitter Arbitration Lost	R/W
0x95	000000 <u>0</u> 0	interrupt mask for CEC transmitter Arbitration Lost interrupt, when set the CEC transmitter Arbitration Lost interrupt will trigger the INT2 interrupt and CEC_TX_ARBIRATION_LOST_ST will indicate the interrupt status.	Į.
		The mape will digger the liviz interrupt and ele_1/1_http://doi.org/1001_01_01_01_will indicate the interrupt status.	
		0 - Disables CEC Receiver Transmitter Arbitration Lost interrupt on INT2	
		1 - Enables CEC Receiver Transmitter Arbitration Lost interrupt on INT2	
CEC_TX	_READY_MB2		R/W
0x95	0000000 <u>0</u>	INT2 interrupt mask for CEC Transmitter Ready interrupt. When set the CEC Transmitter Ready interrupt will trigg	er the
		INT2 interrupt and CEC_TX_RDY_ST will indicate the interrupt status.	
		O. Disables CEC Resolvey Transmitter Ready interview on INIT?	
		0 - Disables CEC Receiver Transmitter Ready interrupt on INT2 1 - Enables CEC Receiver Transmitter Ready interrupt on INT2	
		i chabito ete neceiver transmitter neady interrupt of five	

CEC_RX_ 0x96	Bits	Description	
0x96	_RDY2_MB1		R/W
	00 <u>0</u> 00000	INT1 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt trigger the INT1 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	upt will
		0 - Disables CEC Receiver Buffer 2 Ready interrupt on INT1	
		1 - Enables CEC Receiver Buffer 2 Ready interrupt on INT1	
	_RDY1_MB1		R/W
0x96	000 <u>0</u> 0000	INT1 interrupt mask for CEC Receiver Buffer 2 Ready interrupt. When set the CEC Receiver Buffer 2 Ready interrupt trigger the INT1 interrupt and CEC_RX_RDY2_ST will indicate the interrupt status.	upt will
ļ		0 - Disables CEC Receiver Buffer 1 Ready interrupt on INT1	
CEC BY	_RDY0_MB1	1 - Enables CEC Receiver Buffer 1 Ready interrupt on INT1	R/W
0x96	0000 <u>0</u> 000	INT1 interrupt mask for CEC Receiver Buffer 0 Ready interrupt. When set the CEC Receiver Buffer 0 Ready interrupt.	
,		trigger the INT1 interrupt and CEC_RX_RDY0_ST will indicate the interrupt status.	
		0 - Disables CEC Receiver Buffer 0 Ready interrupt on INT1	
CEC TV	 _retry_timeout	1 - Enables CEC Receiver Buffer 0 Ready interrupt on INT1	R/W
0x96	00000 <u>0</u> 00	INT1 interrupt mask for CEC Transmitter Retry Timeout interrupt. When set the CEC Transmitter Retry Timeout i	
0,00	00000 <u>0</u> 00	will trigger the INT1 interrupt and CEC_TX_RETRY_TIMEOUT_ST will indicate the interrupt status.	пспирс
		0 - Disables CEC Receiver Transmitter Timeout Retry interrupt on INT1	
CEC TV	10017017101111	1 - Enables CEC Receiver Transmitter Timeout Retry interrupt on INT1	1 5 044
	_ARBITRATION_LO	OST_MB1 INT1 interrupt mask for CEC Transmitter Arbitration Lost interrupt. When set the CEC Transmitter Arbitration Lo	R/W
0x96	000000 <u>0</u> 0	interrupt will trigger the INT1 interrupt and CEC_TX_ARBIRATION_LOST_ST will indicate the interrupt status.	St
ļ		0 - Disables CEC Receiver Transmitter Arbitration Lost interrupt on INT1	
		1 - Enables CEC Receiver Transmitter Arbitration Lost interrupt on INT1	1
	_READY_MB1	INIT1 intowards to a CEC Transmitter Deady intowards When get the CEC Transmitter Deady intowards will trie	R/W
0x96	0000000 <u>0</u>	INT1 interrupt mask for CEC Transmitter Ready interrupt. When set the CEC Transmitter Ready interrupt will trig INT1 interrupt and CEC_TX_RDY_ST will indicate the interrupt status.	gertne
		INTERIOR and CEC_TX_NOT_ST will indicate the interior status.	
		0 - Disables CEC Receiver Transmitter Ready interrupt on INT1	
		1 - Enables CEC Receiver Transmitter Ready interrupt on INT1	
CEC_INT	ERRUPT_BYTE[7:	0]	R
0x97	00000000	One of the 8 preprogrammed commands received	
		00. No change	
		00 - No change 01 - opcode 1 received.	
		02 - opcode 2 received.	
		04 - opcode 3 received.	
		08 - opcode 4 received.	
ļ		10 - opcode 5 received.	
ļ		20 - opcode 6 received.	
		40 - opcode 7 received.	
CEC INT	EDDLIDE DVIE C	80 - opcode 8 received.	I 5
0x98	ERRUPT_BYTE_ST	0 - No change	R
0.00	0000000	1 - one of the 8 opcodes received	
CEC INIT	 Errupt_byte_c	·	SC
0x99	00000000	0 - does not clear	30
	3333333	1 - clears cec_interrupt_byte_st	
	 Errupt_byte_ <i>N</i>		R/W
CEC INT	00000000	0 - masks cec_interrupt_byte_st	I II/ VV
	0000000	1 - unmasks cec_interrupt_byte_st	
CEC_INT 0x9A	1		
0x9A	ERRUPT BYTE M	IB1[7:0]	R/W
0x9A	ERRUPT_BYTE_M 00000000		R/W
0x9A CEC_INT		IB1[7:0]  0 - masks cec_interrupt_byte_st  1 - unmasks cec_interrupt_byte_st	R/W
0x9A  CEC_INT  0x9B	00000000	0 - masks cec_interrupt_byte_st	
0x9A  CEC_INT  0x9B  PIN_CHE	00000000 CKER_EN	0 - masks cec_interrupt_byte_st 1 - unmasks cec_interrupt_byte_st	R/W
0x9A  CEC_INT  0x9B	00000000	0 - masks cec_interrupt_byte_st	R/W
0x9A  CEC_INT  0x9B  PIN_CHE	00000000 CKER_EN	0 - masks cec_interrupt_byte_st 1 - unmasks cec_interrupt_byte_st  Pseudo boundary scan scheme is implemented on pixel pins P[35:0]. When enabled by setting PIN_CHECKER_l	R/W

DPLL Register Map

	Bits	Description	
PIN_CHE	CKER_VAL[7:0]		R/W
0xD7	00000000	A control to set the used for the pin checker feature. PIN_CHECKER_VAL is output on the following pins when PIN_CHECKER_EN is set: P[7:0] <= PIN_CHECKER_VAL[7:0] P[15:8] <= PIN_CHECKER_VAL[7:0] P[23:16] <= PIN_CHECKER_VAL[7:0] P[31:24] <= PIN_CHECKER_VAL[7:0] P[35:32] <= PIN_CHECKER_VAL[3:0] FIELD/DE <= PIN_CHECKER_VAL[6] VS <= PIN_CHECKER_VAL[5] HS <= PIN_CHECKER_VAL[4]	
MAN_OP	CLK_SEL_EN		R/W
0xDD	<u>0</u> 00000000	A control to select between automatic and manual output clock selection.	•
		0 - Automatic output clock selection based on OP_FORMAT_SEL 1 - Manual output clock selection as defined by MAN_OP_CLK_SEL[2:0].	
MAN OF	CLK_SEL[2:0]	1 - Maridar Output clock selection as defined by Mixiv_Or_cerv_selection.	R/W
0xDD	00000000	A control to select the manual output clock. MAN_OP_CLK_SEL_EN must be set to 1 for this control to be valid.	10,44
	<u> </u>	000 - 1x Data clk (CP_CLK) 001 - 2x data clk (2x CP_CLK) 010 - 0.5 Data clk (half CP_CLK) 011 - 90 deg phase shifted 1xData clk (ddr_clk) 100 - Reserved. Do not use. 101 - Reserved. Do not use.	
		110 - Reserved. Do not use.	
		111 - Reserved. Do not use.	
RD_INFO	[15:0]		R
0xEA	0000000	Chip revision code	
0xEB	00000000	0x2041 - ADV7612 0x2051 - ADV7611	
CEC SLA	VE_ADDR[6:0]	ONLOST NOTION	R/W
0xF4	0000000	Programmable I2C slave address for CEC map	
INFOFRA	ME_SLAVE_ADD	R[6:0]	R/W
0xF5	0000000	Programmable I2C slave address for Infoframe map	•
KSV SLA	VE_ADDR[6:0]		R/W
0xF9	0000000	Programmable I2C slave address for KSV map	
EDID SL	AVE_ADDR[6:0]		R/W
0xFA	0000000	Programmable I2C slave address for EDID map	
HDMI_SL	AVE_ADDR[6:0]		R/W
0xFB	<u>0000000</u> 0	Programmable I2C slave address for HDMI map	
CP_SLAV	E_ADDR[6:0]		R/W
0xFD	0000000	Programmable I2C slave address for CP map	
MAIN_RE	SET		SC
0xFF	<u>0</u> 0000000	Main reset where everything, all I2C registers will be reset to their default values.	
	_	0 - Normal Operation. 1 - Apply Main I2C reset.	

## 2.2 DPLL

Reg	Bits	Description	
CLK_DI\	VIDE_RATIO[3:0]		R/W
0xA0	0000 <u>0000</u>	This sets the ratio of reference clock to crystal. $F(ref) = F(xtal) * (clock ratio + 2)$ . 0x0 forces automatic mode, in whe $F(ref)$ is kept as close to 324MHz as possible using xtal_freq_sel[1:0] in IO map.	nich

Reg	Bits	Description	
MCLK_FS	S_N[2:0]		R/W
0xB5	00000 <u>001</u>	Selects the multiple of 128fs used for MCLK out.	
		000 - 128fs	
		001 - 256fs	
		010 - 384fs	
		011 - 512fs	
		100 - 640fs	
		101 - 768fs	
		110 - Not Valid	
		111 - Not Valid	

## 2.3 HDMI

Reg	Bits	Description	
HDCP_/		- Description	R/W
0x00	<u>0</u> 0000000	A control to set the second LSB of the HDCP port I2C address.	
		0 - I2C address for HDCP port is 0x74. Used for Single-Link Mode or 1st Receiver in Dual-Link Mode	
LIDAM I	OODT CELECTION	1 - I2C address for HDCP port is 0x76. Used only for a 2nd receiver Dual-link Mode.	D/M/
0x00	PORT_SELECT[2:0	This two bit control is used for HDMI primary port selection.	R/W
UXUU	000000 <u>000</u>	This two bit control is used for ADMI primary port selection.	
		000 - Port A	
MUX_D	SD_OUT		R/W
0x01	000 <u>0</u> 0000	An override control for the DSD output	
		0 - Override by outputting I2S data	
O) (D A)	ITO MILLY DCD /	1 - Override by outputting DSD/DST data	D/M/
0x01	JTO_MUX_DSD_0	DSD/DST override control. In automatic control DSD or I2S interface is selected according to the type of packet	R/W
UXUT	00000 <u>0</u> 0000	DSD/DST overfide control. In automatic control DSD of 123 interface is selected according to the type of packet DSD/DST interface enabled if part receives DSD or DST audio sample packet. I2S interface is enabled when pa	
		audio sample packets or when no packet is received. In manual mode MUX_DSD_OUT selects the output inte	
		0 - Automatic DSD/DST output control	
		1 - Override DSD/DST output control	
	UX_HBR		R/W
0x01	00000 <u>0</u> 00	A control to select automatic or manual configuration for HBR outputs. Automatically, HBR outputs are encoded	ed as SPDIF
		streams. In manual mode MUX_HBR_OUT selects the audio output interface.	
		0 - Automatic HBR output control	
		1 - Manual HBR output control	
MUX_H	BR_OUT		R/W
0x01	000000 <u>0</u> 0	A control to manually select the audio output interface for HBR data. Valid when OVR_MUX_HBR is set to 1.	
		0 - Override by outputting I2S data	
TED14	1170	1 - Override by outputting SPDIF data	D 01/
TERM_A		This is all the second and the secon	R/W
0x01	0000000 <u>0</u>	This bit allows the user to select automatic or manual control of clock termination. If automatic mode termination enabled, then the termination on the port selected via HDMI_PORT_SELECT[2:0] is enabled. The termination in	
		on all other ports.	3 disabled
		0 - Disable Termination automatic control	
		1 - Enable Termination automatic control	
	_ZERO_CPMPR		R/W
0x03	<u>0</u> 0011000	Disable the zeroing of I2S data when compressed audio is detected (during the new_mute_compr enal	oled)
		0 - Disabled	
ISCOLIT	MODE[1:0]	1 - Enabled	R/W
0x03	00011000	A control to configure the I2S output interface.	IT/ VV
0,00	000	A control to configure the 125 output interface.	
		00 - I2S Mode	
		01 - Right Justified	
		10 - Left Justified	
		11 - Raw SPDIF (IEC60958) Mode	

rol to adjust the bit width for right justified mode on the I2S interface.  9 - 0 bit - 1 bit - 1 bit - 2 bits - 24 bits - 30 bits - 31 bits  Reack of AVMUTE status received in the last General Control packet received.  MUTE not set MUTE not set MUTE set  Reliback to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic formed when the read is successful.  PCP keys and/or KSV not yet read DCP keys and/or KSV hDCP keys read DCP keys master encounters an error while reading the HDCP Key OTP ROM DCP keys read error while reading HDCP keys DCP keys read error
D- 0 bit - 1 bit - 2 bits D- 24 bits D- 30 bits - 31 bits R  MUTE not set MUTE status received in the last General Control packet received.  MUTE not set MUTE set R  Iback to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic brond when the read is successful.  MCP keys and/or KSV not yet read MCP keys and/or KSV HDCP keys read R  Iback to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
- 1 bit 0 - 2 bits 0 - 24 bits 0 - 30 bits - 31 bits  R  Pack of AVMUTE status received in the last General Control packet received.  MUTE not set  MUTE set  R  R  R  R  R  R  R  R  R  R  R  R  R
- 1 bit 0 - 2 bits 0 - 24 bits 0 - 30 bits - 31 bits  R  Pack of AVMUTE status received in the last General Control packet received.  MUTE not set  MUTE set  R  R  R  R  R  R  R  R  R  R  R  R  R
2 bits 2 - 24 bits 3 - 30 bits 3 - 31 bits R  Pack of AVMUTE status received in the last General Control packet received.  MUTE not set MUTE set R  Black to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic hand when the read is successful.  PCP keys and/or KSV not yet read PCP keys and/or KSV not yet read PCP keys and/or KSV HDCP keys read  R  Black to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
2- 24 bits 3- 30 bits - 31 bits  Relack of AVMUTE status received in the last General Control packet received.  MUTE not set MUTE set  Relack to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic fried when the read is successful.  CP keys and/or KSV not yet read CP keys and/or KSV hDCP keys read  Relack to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Reten HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
2 - 30 bits - 31 bits  R Pack of AVMUTE status received in the last General Control packet received.  MUTE not set MUTE set  R R R R R R R R R R R R R R R R R R
2 - 30 bits - 31 bits  R Pack of AVMUTE status received in the last General Control packet received.  MUTE not set MUTE set  R R R R R R R R R R R R R R R R R R
- 31 bits  Reack of AVMUTE status received in the last General Control packet received.  MUTE not set  MUTE set  Relback to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic bring when the read is successful.  DCP keys and/or KSV not yet read DCP keys and/or KSV HDCP keys read  Relback to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Retin HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
MUTE not set MUTE set  Black to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic bring rined when the read is successful.  CCP keys and/or KSV not yet read CCP keys and/or KSV HDCP keys read  Black to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
MUTE not set  MUTE set  R  R  R  R  R  R  R  R  R  R  R  R  R
MUTE not set  MUTE set  R  R  R  R  R  R  R  R  R  R  R  R  R
MUTE set    R     Back to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic by rined when the read is successful.    CP keys and/or KSV not yet read     CP keys and/or KSV HDCP keys read     R     Back to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM     error occurred while reading HDCP keys
R
back to indicate a successful read of the HDCP keys and/or KSV from the internal HDCP Key OTP ROM. A logic harned when the read is successful.  CP keys and/or KSV not yet read hCP keys and/or KSV HDCP keys read  R  Back to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
rned when the read is successful.  OCP keys and/or KSV not yet read OCP keys and/or KSV HDCP keys read  R  R  Iback to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
OCP keys and/or KSV not yet read OCP keys and/or KSV HDCP keys read  R R R R R R R R R R R R R R R R R R
PCP keys and/or KSV HDCP keys read  R  R  R  R  R  R  R  R  R  R  R  R  R
PCP keys and/or KSV HDCP keys read  R  R  R  R  R  R  R  R  R  R  R  R  R
R    back to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM  error occurred while reading HDCP keys
back to indicate if a checksum error occurred while reading the HDCP and/or KSV from the HDCP Key ROM Ret in HDCP Key master encounters an error while reading the HDCP Key OTP ROM error occurred while reading HDCP keys
n HDCP Key master encounters an error while reading the HDCP Key OTP ROM error occurred while reading HDCP keys
error occurred while reading HDCP keys
R
ack high when a calculated Ri has not been read by the source TX, on the active port. It remains high until next
pdate
R
back to indicate if the TMDS PLL is locked to the TMDS clock input to the selected HDMI port.
e TMDS PLL is not locked
e TMDS PLL is not locked e TMDS PLL is locked to the TMDS clock input to the selected HDMI port.
R
back to indicate the Audio DPLL lock status.
back to maleace the Addio D1 EE lock states.
e audio DPLL is not locked
e audio DPLL is locked
R
back to indicate whether the stream processed by the HDMI core is a DVI or an HDMI stream.
Mode Detected
MI Mode Detected
R
back to indicate the use of HDCP encryption.
e input stream processed by the HDMI core is not HDCP encrypted
e input stream processed by the HDMI core is not HDCP encrypted e input stream processed by the HDMI core is HDCP encrypted
R R
back to indicate the polarity of the HSync encoded in the input stream
source of maleure the polarity of the risyric encoded in the input stream
e HSync is active low
e HSync is active low
E LIJVIIC IJ BCUVE IIIUII
R
R
R

Reg	Bits	Description
	IXEL_REPETITION	
0x05	0000000	A readback to provide the current HDMI pixel repetition value decoded from the AVI Infoframe received. The HDMI
UXUS	00000000	
		receiver automatically discards repeated pixel data and divides the pixel clock frequency appropriately as per the pixel
		repetition value.
		0000 - 1x
		0001 - 2x
		0010 - 3x
		0011 - 4x
		0100 - 5x
		0101 - 6x
		0110 - 7x
		0111 - 8x
		1000 - 9x
		1001 - 10x
		1010 - 1111 - Reserved
VERT_FI	LTER_LOCKED	R
0x07	00000000	Vertical filter lock status. Indicates whether or not the vertical filter is locked and vertical synchronization parameter
		measurements are valid for readback.
		0 - Vertical filter has not locked
		1 - Vertical filter has locked
ALIDIO	CHANNEL MODE	
	CHANNEL_MODE	
0x07	0 <u>0</u> 000000	Flags stereo or multichannel audio packets. Note stereo packets may carry compressed multi-channel audio.
		0 - Stereo Audio (may be compressed multichannel)
		1 - Multichannel uncompressed audio detected (3-8 channels).
DE REG	EN_FILTER_LOCKE	ED R
0x07	00000000	DE regeneration filter lock status. Indicates that the DE regeneration section has locked to the received DE and horizontal
07107		synchronization parameter measurements are valid for readback.
		syntamon parameter measurements are valid for readsucial
		0 - DE regeneration not locked
LINIT VALL	DTU[12.0]	1 - DE regeneration locked to incoming DE
	DTH[12:0]	R
0x07	000 <u>00000</u>	Line width is a horizontal synchronization measurement. The gives the number of active pixels in a line. This
0x08	00000000	measurement is only valid when the DE regeneration filter is locked.
		00000000000 - Total number of active pixels per line.
		xxxxxxxxxx - Total number of active pixels per line.
FIELD0_	HEIGHT[12:0]	R
0x09	000 <u>00000</u>	Field 0 Height is a vertical filter measurement. This readback gives the number of active lines in field 0. This measuremen
0x0A	00000000	is valid only when the vertical filter has locked.
	0000000	is talled only when the related lines is detecting
		00000000000 - The number of active lines in Field 0
		xxxxxxxxxxxx - The number of active lines in Field 0
	OLOR_MODE[1:0]	R
0x0B	<u>00</u> 000000	A readback of the deep color mode information extracted from the general control packet
		00 - 8-bits per channel
		01 - 10-bits per channel
		10 - 12-bits per channel
		11 - 16-bits per channel (not supported)
HDMI IN	NTERLACED	R
0x0B	00 <u>0</u> 00000	HDMI input Interlace status, a vertical filter measurement.
		0 - Progressive Input
		1 - Interlaced Input
FIELD1_	HEIGHT[12:0]	R
0x0B	0000000	Field 1 height is a vertical filter measurement. This readback gives the number of active lines in field. This measurement is
0x0C	00000000	valid only when the vertical filter has locked. Field 1 measurements are only valid when HDMI_INTERLACED is set to 1.
UXUC	3000000	
		00000000000 - The number of active lines in Field 1
		xxxxxxxxxxxx - The number of active lines in Field 1

Reg	Bits	Description	
	LERANCE[3:0]		R/W
0x0D	0000 <u>0100</u>	Sets the tolerance in MHz for new TMDS frequency detection. This tolerance is used for the audio mute mask MT_MSK_VCLK_CHNG and the HDMI status bit NEW_TMDS_FRQ_RAW.	
		0100 - Default tolerance in MHz for new TMDS frequency detection xxxx - Tolerance in MHz for new TMDS frequency detection	
MAN_A	UDIO_DL_BYPASS		R/W
0x0F	<u>0</u> 0011111	Audio Delay Bypass Manual Enable. The audio delay line is automatically active for stereo samples and bypasso	ed for
		multichannel samples. By setting MAN_AUDIO_DL_BYPASS to 1 the Audio delay bypass configuration can be so user with the AUDIO_DELAY_LINE_BYPASS control.  0 - Audio delay line is automatically bypassed if multichannel audio is received. The audio delay line is automatically enabled if stereo audio is received.  1 - Overrides automatic bypass of audio delay line. Audio delay line is applied depending on the AUDIO_DELAY_LINE_BYPASS control.	
AUDIO	DELAY_LINE_BYP/		R/W
0x0F	0 <u>0</u> 011111	Manual bypass control for the audio delay line. Only valid if MAN_AUDIO_DL_BYPASS is set to 1.	11/ 44
one.	<u> </u>	0 - Enables the audio delay line. 1 - Bypasses the audio delay line.	
AUDIO_	MUTE_SPEED[4:0]		R/W
0x0F	000 <u>11111</u>	Number of samples between each volume change of 1.5dB when muting and unmuting	
CTS CH	L ANGE_THRESHOL	D[5:0]	R/W
	T	Sets the tolerance for change in the CTS value. This tolerance is used for the audio mute mask MT_MSK_NEW_0	
0x10	00 <u>100101</u>	the HDMI status bit CTS_PASS_THRSH_RAW and the HDMI interrupt status bit CTS_PASS_THRSH_ST. This regist the amounts of LSBs that the CTS can change before an audio mute, status change or interrupt is triggered.	
		100101 - Tolerance of CTS value for CTS_PASS_THRSH_RAW and MT_MSK_NEW_CTS xxxxxx - Tolerance of CTS value for CTS_PASS_THRSH_RAW and MT_MSK_NEW_CTS	
AUDIO_	FIFO_ALMOST_FU	JLL_THRESHOLD[6:0]	R/W
0x11	0 <u>1111101</u>	Sets the threshold used for FIFO_NEAR_OVRFL_RAW. FIFO_NEAR_OVRFL_ST interrupt is triggered if audio FIFO this level	reaches
AUDIO_	FIFO_ALMOST_EN	MPTY_THRESHOLD[6:0]	R/W
0x12	0000010	Sets the threshold used for FIFO_NEAR_UFLO_RAW. FIFO_NEAR_UFLO_ST interrupt is triggered if audio FIFO go this level	oes below
AC_MSK	C_VCLK_CHNG		R/W
	0 <u>1</u> 111111	Audio Coast Mask for TMDS clock change. When set the audio DPLL coasts if the TMDS clock has any irregular/n pulses.	nissing
		1 - Audio DPLL coasts if TMDS clock any irregular/missing pulses.	
		0 - Audio DPLL does not coast if TMDS clock any irregular/missing pulses.	
AC_MSk	_VPLL_UNLOCK		R/W
0x13	01 <u>1</u> 11111	Audio Coast Mask for TMDS PLL Unlock. When set the audio DPLL coasts if the TMDS PLL unlocks.	
		1 - Audio DPLL coasts if TMDS DPLL unlocks. 0 - Audio DPLL does not coast if TMDS DPLL unlocks.	
AC MSK	 C_NEW_CTS		R/W
0x13	0111 <u>1</u> 111	Audio Coast Mask for a new ACR CTS value. When set the audio DPLL coasts if CTS changes by more than thresh defined in CTS_CHANG_THRESHOLD[5:0].	
		1 - Audio DPLL coasts if CTS changes by more than the threshold set in register CTS_CHANGE_THRESHOL 0 - Audio DPLL does not coast if CTS changes by more than the threshold set in register CTS_CHANGE_THRESHOLD[5:0].	
			R/W
	C_NEW_N		
AC_MSk 0x13	C_NEW_N 01111 <u>1</u> 11	Audio Coast Mask for a new ACR N value. When set the audio DPLL coasts if N value changes.	
		Audio Coast Mask for a new ACR N value. When set the audio DPLL coasts if N value changes.  1 - Audio DPLL coasts if a change in the N value occurs.  0 - Audio DPLL does not coast if a change in the N value occurs.	
0x13		1 - Audio DPLL coasts if a change in the N value occurs.	R/W
0x13	01111 <u>1</u> 11	1 - Audio DPLL coasts if a change in the N value occurs.	

Reg	Bits	Description	
AC_MSK	_VCLK_DET		R/W
0x13	0111111 <u>1</u>	Audio Coast Mask for a TMDS clock detection. It sets the audio PLL to coast if no TMDS clock is detected on the port.	active
		1 - Audio DPLL coasts if a TMDS clock is not detected on the active port. 0 - Audio DPLL does not coast if a TMDS clock is not detected on the active port.	
MT_MSK	C_COMPRS_AUD		R/W
0x14	00 <u>1</u> 11111	Audio Mute Mask for compressed audio. It sets the audio mutes if the audio received is in a compressed format  1 - Audio mute occurs if audio is received in compressed format.	•
MT_MSK	_AUD_MODE_CH	ing	R/W
0x14	001 <u>1</u> 1111	Audio Mute Mask for audio mode change. It sets audio mutes if audio changes between any of the following PC HBR or DST formats.	CM, DSD,
		1 - Audio mute occurs if audio changes between any of the following PCM, DSD, HBR or DST formats.	
MT_MSK	_PARITY_ERR		R/W
0x14	001111 <u>1</u> 1	Audio Mute Mask for a parity error. It sets the audio mutes if an audio sample packet is received with an incorre bit.	ct parity
		1 - Audio mute occurs if an audio sample packet is received with an incorrect parity bit.	
	_VCLK_CHNG	A III M A M I C THOSE I CI A STATE A S	R/W
0x14	0011111 <u>1</u>	Audio Mute Mask for TMDS Clock Change. It sets the audio mutes if the TMDS clock has irregular/missing pulses  1 - Audio mute occurs if the TMDS clock has irregular/missing pulses.	S.
MT_MSK	 C_APLL_UNLOCK	The analysis of the second of	R/W
0x15	<u>1</u> 1111111	Audio Mute Mask for Audio PLL Unlock. It sets the audio mutes if the Audio PLL unlocks.	
NAT NACH	( ) (D. L. LINII O.C.)	1 - Audio mute occurs if the Audio PLL unlocks.	D.044
0x15	1 <u>1</u> 111111	Audio Mute Mask for TMDS PLL Unlock. When set audio mutes if the TMDS PLL unlocks.	R/W
		1 - Audio mute occurs if the TMDS PLL unlocks.	
MT_MSK	_ACR_NOT_DET		R/W
0x15	11 <u>1</u> 11111	Audio Mute Mask for ACR packet. When set the audio mutes if an ACR packet has not been received within one  1 - Audio mute occurs if an ACR packet has not been received within one VSync.	VSync.
MT MSK	 FLATLINE_DET	1 - Addio filate occurs il all Ach packet flas flot beeff received within offe voyfic.	R/W
0x15	1111 <u>1</u> 111	Audio Mute Mask for Flatline bit. When set the audio mutes if an audio packet is received with the flatline bit se	
		1 - Audio mute occurs if an audio packet is received with the flatline bit set.	
MT_MSK 0x15	<u>FIFO_UNDERLF0</u> 111111 <u>1</u> 1	OW Audio Mute Mask - FIFO Underflow	R/W
NAT NACH	<u> </u> (_fifo_overflo\	N	R/W
0x15	11111111 <u>1</u>	Audio Mute Mask - FIFO Overflow	IT/VV
MT_MSK	C_AVMUTE		R/W
0x16	<u>1</u> 1111111	Audio Mute Mask for AVMUTE. When set the audio mutes if a general Control packet is received with the SET_A set.	VMUTE bit
		1 - Audio mute occurs if AVMUTE is set by a general control packet	
MT_MSK	_NOT_HDMIMOD	DE Control of the con	R/W
0x16	1 <u>1</u> 111111	Audio Mute Mask for a non HDMI input stream. When set the audio mutes if the HDMI_MODE bit goes low.	
MT MCK	L C_NEW_CTS	1 - Audio mute occurs if HDMI mode bit goes low	R/W
0x16	11 <u>1</u> 11111	Audio Mute Mask for a change of ACR CTS. When set the audio mutes if the CTS changes by more than the specthreshold. CTS_CHANGE_THRESHOLD register sets this threshold.	
		1 - Audio mute occurs if CTS changes	
MT_MSK	_NEW_N		R/W
0x16	111 <u>1</u> 1111	Audio Mute Mask for a New ACR N. If set the audio mutes if there is a change in the N value.	
		1 - Audio mute occurs if N changes	

MT_MSF 0x16	K_CHMODE_CHNO 11111 <u>1</u> 111		R/W
		Audio Mute Mask for a audio channel mode change. When set the audio mutes if the channel mode changes b stereo and multichannel.	etween
		1 - Audio mute occurs if channel mode changes	
	<_APCKT_ECC_ER		R/W
0x16	11111 <u>1</u> 11	Audio Mute Mask for Audio Packet ECC Error. When set the audio mutes if an uncorrectable error is detected in packet by the ECC block.	audio
NAT NACH	CHNC DODT	1 - Audio mute occurs if an uncorrectable error is detected in the audio packet by the ECC block	R/W
0x16	CHNG_PORT 1111111 <u>1</u> 1	Audio Mute Mask for HDMI Port Change. When set the audio mutes if HDMI port selection is changed.	N/ VV
		1 - Audio mute occurs if HDMI port selection is changed	
MT_MSh	C_VCLK_DET		R/W
0x16	1111111 <u>1</u>	Audio Mute Mask for TMDS Clock. When set the audio mutes if a TMDS clock is not detected.	
		1 - Audio mute occurs if TMDS is not detected	
HBR_AU	IDIO_PCKT_DET		R
0x18	0000 <u>0</u> 000	HBR Packet detection bit. This bit resets to zero on the 11th HSync leading edge following an HBR packet if a su HBR packet has not been detected. It also resets if an Audio, DSD or DST packet sample packet has been receiv after an HDMI reset condition.	
		0 - No HBR audio packet received within the last 10 HSync. 1 - HBR audio packet received within the last 10 HSync.	
DST_AU	DIO_PCKT_DET		R
0x18	00000 <u>0</u> 00	DST Audio Packet Detection bit. This bit resets to zero on the 11th HSync leading edge following an DST packet subsequent DST has not been received. Or if an Audio, DSD or HBR packet sample packet has been received or HDMI reset condition.  0 - No DST packet received within the last 10 HSync.	
DCD D4	CKET DET	1 - DST packet received within the last 10 HSync.	I n
	CKET_DET	DCD A. I's Dad at Data at a late This late and a second at 11th HC and a fill a second at 11th HC.	R
0x18	000000 <u>0</u> 0	DSD Audio Packet Detection bit. This bit resets to zero on the 11th HSync leading edge following a DSD packet Audio, DST or HBR packet sample packet has been received or after an HDMI reset condition.  0 - No DSD packet received within the last 10 HSync.	; or ir an
		1 - DSD packet received within the last 10 HSync.	
AUDIO	SAMPLE_PCKT_D		R
0x18	0000000 <u>0</u>	Audio Sample Packet Detection bit. This bit resets to zero on the 11th HSync leading edge following an Audio subsequent audio sample packet has not been received or if a DSD, DST or HBR Audio packet sample packet has received.	packet if a as been
		0 - No L_PCM or IEC 61937 compressed audio sample packet received within the last 10 HSync.	
DCT DC	NIDI E	1 - L_PCM or IEC 61937 compressed audio sample packet received within the last 10 HSyncs.	1 s
DST_DC	00000 <u>0</u> 00	A flag to indicate when DST audio is double data rate.	R
0.00.19	00000 <u>0</u> 00		
		0 - No DST double data rate audio detected 1 - DST double data rate audio detected	
IGNORE	_PARITY_ERR		R/W
0x1A	1 <u>0</u> 000000	A control to select the processing of audio samples even when they have a parity error.	
		0 - Discard audio sample packet that have an invalid parity bit. 1 - Process audio sample packets that have an invalid parity bit.	
MUTE_A	AUDIO		R/W
0x1A	100 <u>0</u> 0000	A control to force an internal mute independently of the mute mask conditions	

Reg	Bits	Description	
	NMUTE[2:0]		R/W
0x1A	1000 <u>000</u> 0	A control to delay audio unmute. Once all mute conditions are inactive WAIT_UNMUTE[2:0] can specify a further time before unmuting. NOT_AUTO_UNMUTE must be set to 0 for this control to be effective.	delay
		000 - Disables/cancels delayed unmute. Audio unmutes directly after all mute conditions become inactive 001 - Unmutes 250 ms after all mute conditions become inactive 010 - Unmutes 500 ms after all mute conditions become inactive	
		011 - Unmutes 750 ms after all mute conditions become inactive	
		100 - Unmutes 1 s after all	
	JTO_UNMUTE		R/W
0x1A	1000000 <u>0</u>	A control to disable the auto unmute feature. When set to 1 audio can be unmuted manually if all mute conditio inactive by setting NOT_AUTO_UNMUTE to 0 and then back to 1.	ns are
DCFIEO	DECET ON LOCK	0 - Audio unmutes following a delay set by WAIT_UNMUTE after all mute conditions have become inactive 1 - Prevents audio from unmuting automatically	
	_RESET_ON_LOCK		R/W
0x1B	000 <u>1</u> 1000	Enables the reset/re-centering of video FIFO on video PLL unlock	
		0 - Do not reset on video PLL lock 1 - Reset FIFO on video PLL lock	
	_KILL_NOT_LOCKE		R/W
0x1B	0001 <u>1</u> 000	DCFIFO_KILL_NOT_LOCKED controls whether or not the output of the Video FIFO is set to zero when the video P unlocked.	'LL is
		0 - FIFO data is output regardless of video PLL lock status 1 - FIFO output is zeroed if video PLL is unlocked	
	_KILL_DIS		R/W
0x1B	00011 <u>0</u> 00	The Video FIFO output is zeroed if there is more than one resynchronization of the pointers within 2 FIFO cycles. behavior can be disabled with this bit.	This
		0 - FIFO output set to zero if more than one resynchronization is necessary during two FIFO cycles 1 - FIFO output never set to zero regardless of how many resynchronizations occur	
	LOCKED		R
0x1C	0000 <u>0</u> 0000	A readback to indicates if Video FIFO is locked.	
		0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs	
DCFIFO_	_LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs	R
DCFIFO_ 0x1C		0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs	
	_LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed	
	_LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow	
	_LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin.	
	_LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin.	
	_LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin.	
	_LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin. 100 - FIFO perfectly balanced 101 - FIFO has some margin. 110 - FIFO has some margin.	
0x1C	LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin. 100 - FIFO perfectly balanced 101 - FIFO has some margin.	level 0.
0x1C	_LEVEL[2:0]  000000000	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin. 100 - FIFO perfectly balanced 101 - FIFO has some margin. 110 - FIFO has some margin. 111 - FIFO is about to underflow	level 0.
0x1C	LEVEL[2:0]	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin. 100 - FIFO perfectly balanced 101 - FIFO has some margin. 110 - FIFO has some margin.	level 0.
UP_CON 0x1D		0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin. 100 - FIFO perfectly balanced 101 - FIFO has some margin. 110 - FIFO has some margin. 111 - FIFO is about to underflow  A control to select linear or interpolated 4:2:2 to 4:4:4 conversion. A 4:2:2 incoming stream is upconverted to a 4:	R/W 4:4
UP_CON 0x1D	LEVEL[2:0]OOOOOOOO  NVERSION_MODEOOOOOO	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 101 - FIFO has some margin. 110 - FIFO has some margin. 110 - FIFO has some margin. 111 - FIFO is about to underflow  A control to select linear or interpolated 4:2:2 to 4:4:4 conversion. A 4:2:2 incoming stream is upconverted to a 4: stream before being sent to the CP.  0 - Cr and Cb samples are repeated in their respective channel. 1 - Interpolate Cr and Cb values.	level 0.
UP_CON 0x1D		0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin. 100 - FIFO perfectly balanced 101 - FIFO has some margin. 110 - FIFO has some margin. 111 - FIFO is about to underflow  A control to select linear or interpolated 4:2:2 to 4:4:4 conversion. A 4:2:2 incoming stream is upconverted to a 4: stream before being sent to the CP.  0 - Cr and Cb samples are repeated in their respective channel.	R/W 4:4
UP_CON 0x1D TOTAL_I 0x1E 0x1F		0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO has some margin. 101 - FIFO has some margin. 100 - FIFO has some margin. 110 - FIFO has some margin. 111 - FIFO has some margin. 111 - FIFO is about to underflow  A control to select linear or interpolated 4:2:2 to 4:4:4 conversion. A 4:2:2 incoming stream is upconverted to a 4: stream before being sent to the CP.  0 - Cr and Cb samples are repeated in their respective channel. 1 - Interpolate Cr and Cb values.  Total line width is a horizontal synchronization measurement. This gives the total number of pixels per line. This measurement is valid only when the DE regeneration filter has locked.  xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R/W 4:4
UP_CON 0x1D  TOTAL_L 0x1E 0x1F	LINE_WIDTH[13:0]  00000000  DO000000000000000000000000	0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO is about to overflow 010 - FIFO has some margin. 011 - FIFO has some margin. 100 - FIFO perfectly balanced 101 - FIFO has some margin. 110 - FIFO has some margin. 111 - FIFO is about to underflow  A control to select linear or interpolated 4:2:2 to 4:4:4 conversion. A 4:2:2 incoming stream is upconverted to a 4: stream before being sent to the CP.  0 - Cr and Cb samples are repeated in their respective channel. 1 - Interpolate Cr and Cb values.  Total line width is a horizontal synchronization measurement. This gives the total number of pixels per line. This measurement is valid only when the DE regeneration filter has locked.  xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R/W 4:4
UP_CON 0x1D TOTAL_I 0x1E 0x1F		0 - Video FIFO is not locked. Video FIFO had to resynchronize between previous two Vsyncs 1 - Video FIFO is locked. Video FIFO did not have to resynchronize between previous two Vsyncs  A readback that indicates the distance between the read and write pointers. Overflow/underflow would read as Ideal centered functionality would read as 0b100.  000 - FIFO has underflowed or overflowed 001 - FIFO has some margin. 101 - FIFO has some margin. 100 - FIFO has some margin. 110 - FIFO has some margin. 111 - FIFO has some margin. 111 - FIFO is about to underflow  A control to select linear or interpolated 4:2:2 to 4:4:4 conversion. A 4:2:2 incoming stream is upconverted to a 4: stream before being sent to the CP.  0 - Cr and Cb samples are repeated in their respective channel. 1 - Interpolate Cr and Cb values.  Total line width is a horizontal synchronization measurement. This gives the total number of pixels per line. This measurement is valid only when the DE regeneration filter has locked.  xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R/W 4:4

		·	
Reg	Bits	Description	
	PULSE_WIDTH[12		R
0x22	000 <u>00000</u>	HSync pulse width is a horizontal synchronization measurement. The unit of this measurement is unique pixels.	This
0x23	00000000	measurement is valid only when the DE regeneration filter has locked.	
		yyyyyyyyy Total number of nivels in the houng nulse	
HSVNC	L BACK_PORCH[12:	xxxxxxxxxx - Total number of pixels in the hsync pulse.	R
0x24	000 <u>00000</u>	HSync Back Porch width is a horizontal synchronization measurement. The unit of this measurement is unique pi	
0x25	0000000	measurement is valid only when the DE regeneration filter has locked.	IXCIS. ITIIS
		xxxxxxxxxx - Total number of pixels in the back porch.	
FIELD0_	TOTAL_HEIGHT[13		R
0x26	00 <u>000000</u>	Field 0 total height is a vertical synchronization measurement. This readback gives the total number of half lines	in Field
0x27	00000000	0. This measurement is valid only when the vertical filter has locked.	
		000000000000 - The total number of half lines in Field 0. (Divide readback by 2 to get number of lines)	
		xxxxxxxxxxxxxx - The total number of half lines in Field 0. (Divide readback by 2 to get number of lines)	_
	TOTAL_HEIGHT[13		R
0x28 0x29	0000000	Field 1 total height is a vertical synchronization measurement. This readback gives the total number of half lines	in Field
UX29	00000000	1. This measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when HDMI_INTERLACED is set to 1.	
		TIDINI_INTERLACED IS SECTOT.	
		000000000000 - The total number of half lines in Field 1. (Divide readback by 2 to get number of lines)	
		xxxxxxxxxxxxx - The total number of half lines in Field 1. (Divide readback by 2 to get number of lines)	
FIELD0	VS_FRONT_PORC		R
0x2A	0000000	Field 0 VSync front porch width is a vertical synchronization measurement. The unit of this measurement is half I	ines. This
0x2B	00000000	measurement is valid only when the vertical filter has locked.	
		000000000000 - The total number of half lines in the VSync Front Porch of Field 0. (Divide readback by 2	to get
		number of lines)	
		xxxxxxxxxxxxx - The total number of half lines in the VSync Front Porch of Field 0. (Divide readback by 2 to	o get
E1E1 D.1	(6 EDOLET DODG	number of lines)	١.
0x2C	VS_FRONT_PORC	Field 1 VSync front porch width is a vertical synchronization measurement. The unit of this measurement is half I	R inos This
0x2C 0x2D	0000000	measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when HDMI_INTER	
UNZD	00000000	set to 1	L/ (CLD 13
		000000000000 - The total number of half lines in the VSync Front Porch of Field 1. (Divide readback by 2	to get
		number of lines)	
		xxxxxxxxxxxxx - The total number of half lines in the VSync Front Porch of Field 1. (Divide readback by 2 to	o get
		number of lines)	
FIELD0_	VS_PULSE_WIDTH		R
0x2E	00 <u>000000</u>	Field 0 VSync width is a vertical synchronization measurement. The unit for this measurement is half lines. This	
0x2F	00000000	measurement is valid only when the vertical filter has locked.	
		000000000000 The total recombined the liftings in the Victor Pulse of Field 0 (Divide your dead, by 2 to set y	
		000000000000 - The total number of half lines in the VSync Pulse of Field 0. (Divide readback by 2 to get r	number
		of lines) xxxxxxxxxxxxx - The total number of half lines in the VSync Pulse of Field 0. (Divide readback by 2 to get n	umbor
		of lines)	iuiiibei
FIFI D1	L VS_PULSE_WIDTH	·	R
0x30	0000000	Field 1 VSync width is a vertical synchronization measurement. The unit for this measurement is half lines. This	
0x31	00000000	measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when HDMI_INTER	LACED is
		set to 1	
		0000000000000 - The number of half lines in the VSync Pulse of Field 1. (Divide readback by 2 to get num	ber of
		lines)	
		xxxxxxxxxxxxxxxxx - The total number of half lines in the VSync Pulse of Field 1. (Divide readback by 2 to get n	umber
	<u> </u>	of lines)	
	VS_BACK_PORCH		R
0x32	00 <u>000000</u>	Field 0 VSync back porch width is a vertical synchronization measurement. The unit for this measurement is half	lines.
0x33	00000000	00000000000 The test learnest and 1612 and 176	
		000000000000 - The total number of half lines in the VSync Back Porch of Field 0. (Divide readback by 2	to get
		number of lines)	act
		xxxxxxxxxxxxx - The total number of half lines in the VSync Back Porch of Field 0. (Divide readback by 2 to	get
	1	number of lines)	

Reg	Bits	Description	
	VS_BACK_PORCH		R
0x34 0x35	0000000 00000000	Field 1 VSync back porch width is a vertical synchronization measurement. The unit for this measurement is half This measurement is valid only when the vertical filter has locked. Field 1 measurements are valid when HDMI_INTERLACED is set to 1.	lines.
		000000000000 - The number of half lines in the VSync Back Porch of Field 1. (Divide readback by 2 to g number of lines)	et
		xxxxxxxxxxxxxxx - The number of half lines in the VSync Back Porch of Field 1. (Divide readback by 2 to get r of lines)	number
CS_DATA	A[39:0]		R
0x36 0x37 0x38 0x39 0x3A	00000000 00000000 00000000 00000000	Readback registers for the Channel Status data bits collected from audio channel 0. Refer to the Hardware Manumore details on the Channel Status data readbacks.	ual for
BYPASS_	AUDIO_PASSTHRI	U	R/W
0x3C	000 <u>0</u> 0010	Enable/Disable for audio passthru mode.	
OVERRID	DE_DEEP_COLOR_	MODE	R/W
0x40	0 <u>0</u> 000000	A control to override the Deep Color mode.	
		0 - The HDMI section unpacks the video data according to the deep-color information extracted from the Control packets. (Normal operation) 1 - Override the deep color mode extracted from the General Control Packet. The HDMI section unpacks t data according to the Deep Color mode set in DEEP_COLOR_MODE_USER[1:0].	
DEEP_CC	DLOR_MODE_USE		R/W
		OVERRIDE_DEEP_COLOR_MODE is set to 1.  00 - 8 bits per channel 01 - 10 bits per channel 10 - 12 bits per channel 11 - 16 bits per channel (not supported)	
DEREP_N	N_OVERRIDE		R/W
0x41	010 <b>0</b> 0000	This control allows the user to override the pixel repetition factor. The ADV7844 then uses DEREP_N instead of HDMI_PIXEL_REPETITION[3:0] to discard video pixel data from the incoming HDMI stream.  0 - Automatic detection and processing of procession of pixel repeated modes using the AVI infoframe information.  1 - Enables manual setting of the pixel repetition factor as per DEREP_N[3:0].	
DEREP_N	N[3:0]		R/W
0x41	0100 <u>0000</u>	Sets the derepetition value if derepetition is overridden by setting DEREP_N_OVERRIDE.  0000 - DEREP_N+1 indicates the pixel and clock discard factor	
		xxxx - DEREP_N+1 indicates the pixel and clock discard factor	
QZERO_I	ITC DIS	TANK DELECTIVE INCIDENCE OF PROPERTY OF THE PR	R/W
0x47	00000 <u>0</u> 00	A control to select manual control of the RGB colorimetry when the AVI infoframe field Q[1:0]=00. To be used in conjunction with QZERO_RGB_FULL	
		0 - AVI InfoFrame ITC bit decides RGB-full or limited range in case Q[1:0]=00 1 - Manual RGB range as per QZERO_RGB_FULL.	T
	RGB_FULL		R/W
0x47	000000 <u>0</u> 0	A control to manually select the HDMI colorimetry when AVI infoframe field Q[1:0]=00. Valid only when QZERO_ is set to 1.	_ITC_DIS
		0 - RGB-limited range when Q[1:0]=00 1 - RGB-full when Q[1:0]=00	1
	_STORE_INF	A southed to the form to the form and the short of the standard of the standar	R/W
0x47	0000000 <u>0</u>	A control to force InfoFrames with checksum errors to be stored.  0 - Stores data from received InfoFrames only if their checksum is correct	

		negister Map	
Reg	Bits	Description	
DIS_CAB	BLE_DET_RST	R/W	/
0x48	0 <u>0</u> 000000	This control disables the reset effects of cable detection. DIS_CABLE_DET_RST should be set to 1 if the +5 V pins are unused and left unconnected.	
		0 - Resets the HDMI section if the 5 V input pin corresponding to the selected HDMI port (e.g. RXA_5V for port A inactive	۱) is
		1 - Do not use the 5 V input pins as reset signal for the HDMI section	
RING_OS		R/W	1
0x48	0000000 <u>0</u>	Ring oscillator clocks the hdcp_controller (HDCP/EDID/Repeater). Disabling it, clocks the block with XTAL  0 - Ring oscillator enabled	
NIEW VC	. DADAM	1 - Disables Ring oscillator, use XTAL	1
	S_PARAM	R/W	
0x4C	00000 <u>0</u> 00	Enables a new version of vertical parameter extraction. For evaluation purposes. That is the version in the background port measurement blocks. Refer to Hardware Manual for more details.	l
		0 - Disabled	
CANALIT	IDO NEVE FIELD	1 - Enabled	1
	_IRQ_NEXT_FIELD		
0x50	000 <u>0</u> 0000	A control set the NEW_GAMUT_MDATA_RAW interrupt to detect when the new contents are applicable to next field o indicate that the Gamut packet is new. This is done using header information of the gamut packet.	rto
		0 - Interrupt flag indicates that Gamut packet is new	
		1 - Interrupt flag indicates that Gamut packet is to be applied next field	
CS_COP'	YRIGHT_MANUAL	. R/W	/
0x50	000000 <u>0</u> 0	A control to select automatic or manual setting of the copyright value of the channel status bit that is passed to the SPDIF output. Manual control is set with the CS_COPYRIGHT_VALUE bit.	
		0 - Automatic CS copyright control 1 - Manual CS copyright control. Manual value is set by CS_COPYRIGHT_VALUE	
CS_COP	YRIGHT_VALUE	R/W	
0x50	0000000 <u>0</u>	A control to set the CS Copyright value when in manual configuration of the CS Copyright bit that is passed to the SPD output.	OIF
		0 - Copyright value of channel status bit is 0. Valid only if CS_COPYRIGHT_MANUAL is set to 1	
		1 - Copyright value of channel status bit is 1. Valid only if CS_COPYRIGHT_MANUAL is set to 1	
TMDSFR	EQ[8:0]	R	
0x51	00000000	This register provides a full precision integer TMDS frequency measurement	
0x52	<u>0</u> 0000000	000000000 - Outputs 9-bit TMDS frequency measurement in MHz xxxxxxxxx - Outputs 9-bit TMDS frequency measurement in MHz	
TMDSED	EQ_FRAC[6:0]	R R	
0x52	0000000	A readback to indicate the fractional bits of measured frequency of PLL recovered TMDS clock. The unit is 1/128 MHz.	
0,32	0000000	0000000 - Outputs 7-bit TMDS fractional frequency measurement in 1/128MHz	
HDMI C	OLODSDACE(2.0)	xxxxxxx - Outputs 7-bit TMDS fractional frequency measurement in 1/128MHz	
	OLORSPACE[3:0]	A readback of the HDMI input colorspace decoded from several fields in the AVI infoframe.	
0x53	0000 <u>0000</u>	A readback of the HDMI input colorspace decoded from several fields in the AVI inforrame.  0000 - RGB_LIMITED	
		0000 - NGB_EINITED 0001 - RGB_FULL 0010 - YUV_601 0011 - YUV_709	
		0101 - YOV_709 0100 - XVYCC_601 0101 - XVYCC_709	
		0110 - YUV_601_FULL 0111 - YUV_709_FULL 1000 - sYCC 601	
		1001 - Adobe YCC 601 1010 - Adobe RGB	

Reg	Bits	Description	
	_DET_DIS		R/W
0x56	<u>0</u> 1011000	This bit is a control to disable the digital glitch filter on the HDMI 5V detect signals. The filtered signals are used interrupt flags, and also used to reset the HDMI section. The filter works from an internal ring oscillator clock and therefore available in power-down mode. The clock frequency of the ring oscillator is 42MHz +/-10%. Note: If the pins are not used and left unconnected, the 5 V detect circuitry should be disconnected from the HDMI reset signed setting DIS_CABLE_DET_RST to 1. This avoids holding the HDMI section in reset.	d is ne 5 V
		0 - Enabled 1 - Disabled	
FILT_5V_	_DET_TIMER[6:0]		R/W
0x56	<u>1011000</u>	This bit is a control to set the timer for the digital glitch filter on the HDMI +5 V detect inputs. The unit of this parallel clock cycles of the ring oscillator (~ 47ns). The input must be constantly high for the duration of the timer, other the filter output remains low. The output of the filter returns low as soon as any change in the +5 V power signal detected.  1011000 - Approximately 4.2us  xxxxxxxx - Time duration of +5 V deglitch filter. The unit of this parameter is 2 clock cycles of the ring oscillators)	erwise is
HDCP_R	REPT_EDID_RESET		SC
0x5A	0000 <u>0</u> 000	A reset control for the E-EDID/Repeater controller. When asserted it resets the E-EDID/Repeater controller.  0 - Normal operation  1 - Resets the E-EDID/Repeater controller.	
DCFIFO	_RECENTER	The second control of	SC
0x5A	00000 <u>0</u> 00	A reset to recenter the Video FIFO. This is a self clearing bit.  0 - Video FIFO normal operation.	•
		1 - Video FIFO to re-centre.	
FORCE !	N_UPDATE	T VIGOTILO COTO CONTO	SC
0x5A	0000000 <u>0</u>	A control to force an N and CTS value update to the audio DPLL. The audio DPLL regenerates the audio clock.	
		0 - No effect	
CTC[10.6	21	1 - Forces an update on the N and CTS values for audio clock regeneration	l 0
Ox5B	00000000	A readback for the CTS value received in the HDMI datastream.	R
0x5C	00000000	A readback for the C13 value received in the Fibrii datastream.	
0x5D	0000	0000000000000000000 - Default CTS value readback from HDMI stream xxxxxxxxxxxxxxxxxxxxxxxxxxxx - CTS value readback from HDMI stream	
N[19:0]			R
0x5D	0000 <u>0000</u>	A readback for the N value received in the HDMI datastream	
0x5E 0x5F	00000000 00000000	000000000000000000 - Default N value readback from HDMI stream	
<u> </u>		xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	
HPA_DE	LAY_SEL[3:0]		R/W
0x6C	<u>1010</u> 0010	Sets a delay between +5 V detection and hot plug assertion on the HPA output pins, in increments of 100ms per 0000 - No Delay	bit.
		0001 - 100 ms Delay 0010 - 200 ms Delay 1010 - 1 s Delay 1111 - 1.5 s Delay	
HPA_OV			R/W
0x6C	1010 <u>0</u> 010	A control to set termination control to be overridden by the HPA setting. When this bit is set, termination on a sport will be set according to the HPA status of that port.	pecific
		0 - Automatic or manual I2C control of port termination. 1 - Termination controls disabled and overridden by HPA controls.	

Reg	Bits	Description	
	TO_INT_EDID[1:0]		R/W
0x6C	10100 <u>01</u> 0	Selects the type of automatic control on the HPA output pins. This bit has no effect when HPA_MANUAL is set to	1
		00 - The HPA of an HDMI port is asserted high immediately after the internal EDID has been activated for the HPA of a specific HDMI port is de-asserted low immediately after the internal E-EDID is de-activated fo port.	
		01 - The HPA of an HDMI port is asserted high following a programmable delay after the part detects an HI cable plug on that port. The HPA of an HDMI port is immediately de-asserted after the part detects a cable disconnect on that HDMI port.	
		10 - The HPA of an HDMI port is asserted high after two conditions have been met. The conditions are deta follows. 1. The internal EDID is active for that port. 2. The delayed version of the cable detect signal CABLE_DET_X_RAW for that port is high. The HPA of an HDMI port is immediately de-asserted after any of following two conditions have been met 1. The internal EDID is de-activated for that port 2. The cable dete CABLE_DET_X_RAW for that port is low.	the
		11 - The HPA of an HDMI port is asserted high after three conditions have been met. The conditions are def follows. 1. The internal EDID is active for that port. 2. The delayed version of the cable detect signal CABLE_DET_X_RAW for that port is high. 3. The user has set the manual HPA control for that port to 1 via the HPA_MAN_VALUE_X controls. The HPA of an HDMI port is immediately de-asserted after any of the following conditions have been met 1. The internal EDID is de-activated for that port 2. The cable detect signal CABLE_DET_X_RAW for that port, is low. 3. The user sets the manual HPD control for that port to 0 via the	ne
		HPA_MAN_VALUE_X controls	
HPA_MA	NUAL		R/W
0x6C	1010001 <u>0</u>	Manual control enable for the Hot Plug Assert output pins. By setting this bit any automatic control of these pins disabled. Manual control is determined by the HPA_MAN_VALUE_X (where X = A, B, C, D & E)	is
		0 - HPA takes its value based on HPA_AUTO_INT_EDID 1 - HPA takes its value from HPA_MAN_VALUE_X	
	_MODE_ENABLE		R/W
0x6D	<u>0</u> 0000000	Enables I2S TDM output mode, where all 4 stereo pairs come out through I2S[0] pin. This mode can only be used channel modes. Only the following fs ratios for MCLKOUT are valid: 1, 2 or 4.	in multi
		0 - Disable TDM mode, each stereo pair will come out in an APx pin. 1 - Enable TDM mode, all 4 stereo pairs will be time multiplexed into AP1/I2S_TDM pin	
	IF_MAP_INV	A children of the control of the children of t	R/W
0x6D	0 <u>0</u> 000000	A control to invert the arrangement of the I2S/SPDIF interface on the audio output port pins. Note the arrangem the I2S/SPDIF interface on the audio output port pins is determined by I2S_SPDIF_MAP_ROT.	ent of
		0 - Do not invert arrangement of I2S/SPDIF channels in audio output port pins 1 - Invert arrangement of I2S/SPDIF channels in audio output port pins	
	IF_MAP_ROT[1:0]		R/W
0x6D	00 <u><b>00</b></u> 0000	A control to select the arrangement of the I2S/SPDIF interface on the audio output port pins.	
		00 - [I2S0/SPDIF0 on AP] 01 - [I2S3/SPDIF3 on AP] 10 - [I2S2/SPDIF2 on AP]	
		11 - [I2S1/SPDIF1 on AP]	
DSD_MA	AP INV	11 [1251/31 2011 (011/0]	R/W
0x6D	0000 <u>0</u> 000	A control to invert the arrangement of the DSD interface on the audio output port pins. Note the arrangement o DSD interface on the audio output port pins is determined by DSD_MAP_ROT.	-
		0 - Do not invert arrangement of the DSD channels on the audio output port pins 1 - Invert arrangement of the DSD channels on the audio output port pins	
DSD_MA	AP_ROT[2:0]		R/W
0x6D	00000 <u>000</u>	A control to select the arrangement of the DSD interface on the audio output port pins.	
		000 - [DSD0B on AP]	
		001 - [DSD0A on AP]	
		010 - [DSD2B on AP]	
		011 - [DSD2A on AP]	
		100 - [DSD1B on AP] 101 - [DSD1A on AP]	
		110 - Reserved 111 = Reserved	
	l l	The reserved fit incontred	

Reg	Bits	Description	
	P_ROT[2:0]		R/W
0x6E	00000 <u>100</u>	A control to select the arrangement of the DST interface on the audio output port pins.	
		000 - Reserved	
		001 - [DST_S on AP] [DST_FF on LRCLK]	
		01x - Reserved	
		1xx - Reserved	
DDC_PW			R/W
0x73	0000000 <u>0</u>	Powerdown control for DDC pads.	
		0 - power up all DDC pads	
		1 – power down all DDC pads	
CLOCK_7	TERMA_DISABLE	process and a second	R/W
0x83	11111111 <u>1</u>	Disable clock termination on port A. Can be used when TERM_AUTO set to 0	
		0 - Enable Termination port A	
FO DVN	_FREQ2[3:0]	1 - Disable Termination port A	R/W
0x8C	10100011	A control to set the upper limit, limit 2, for the HDMI Equalizer Dynamic Control Frequency range. The frequency	-
OXOC	1010	specified in MHz divided by 16.	y mast be
		0000 - Reserved. Do not use.	
		1010 - Default dynamic equalizer frequency limit 2. The default value corresponds to 160 MHz.	
EO DVN	_FREQ1[3:0]	xxxx - Frequency for limit 2.	R/W
0x8C	10100011	A control to set the lower limit, limit 1, for the HDMI equalizer dynamic control frequency range. The frequency	
OXOC	1010 <u>0011</u>	specified in MHz divided by 16.	illust be
		0000 - Reserved. Do not use.	
		0011 - Default dynamic equalizer frequency limit 1. The default value corresponds to 48 MHz.	
	1   [[7:0]	xxxx - Frequency for limit 1	T D ///
0x8D	1_LF[7:0] 00001011	HDMI Equalizer Dynamic Control LF for frequencies below limit1, i.e. range1	R/W
ONOD	00001011	The Equalizer by namine control of the queries below limit () lie tunger	
		00011000 - Default LF gain equalizer settings for dynamic mode range 1	
		xxxxxxxxx - LF gain equalizer settings for dynamic mode range 1	
	1_HF[7:0]		R/W
0x8E	00100000	HDMI Equalizer Dynamic Control HF for frequencies below limit1, i.e. range1	
		00110100 - Default HF gain equalizer settings for dynamic mode range 1	
		xxxxxxxx - HF gain equalizer settings for dynamic mode range 1	
EQ_DYN	2_LF[7:0]		R/W
0x90	00001011	HDMI Equalizer Dynamic Control LF for frequencies below limit2 and above limit1, i.e. range2	
		10100000 D (	
		10100000 - Default LF gain equalizer settings for dynamic mode range 2	
EO DYN	<u> </u> 2_HF[7:0]	xxxxxxxx - LF gain equalizer settings for dynamic mode range 2	R/W
0x91	00100000	HDMI Equalizer Dynamic Control HF for frequencies below limit2 and above limit1, i.e. range2	1.7 **
		00110000 - Default HF gain equalizer settings for dynamic mode range 2	
FO 51/5	2 15(7.0)	xxxxxxxx - HF gain equalizer settings for dynamic mode range 2	D.044
	3_LF[7:0]	HDMI Equalizer Dynamic Control LF for frequencies above limit2, i.e. range3	R/W
0x93	<u>00001011</u>	Tibini Equalizer Dynamic Control Er for frequencies above illilitz, i.e. fallyes	
		10001000 - Default LF gain equalizer settings for dynamic mode range 3	
		xxxxxxxx - LF gain equalizer settings for dynamic mode range 3	
	3_HF[7:0]		R/W
0x94	<u>00100000</u>	HDMI Equalizer Dynamic Control HF for frequencies above limit2, i.e. range3	
		00101110 - Default HE gain equalizer settings for dynamic mode range 3	
		00101110 - Default HF gain equalizer settings for dynamic mode range 3 xxxxxxxx - HF gain equalizer settings for dynamic mode range 3	
EQ_DYN	EN	ANNANANA THE GARLES SECTIONS FOR A SHIPLE HIGHER THOUGHT AND A SHIPLE STATE OF THE SHI	R/W
0x96	00000000 <u>0</u>	Enable for HDMI Equalizer Dynamic Control	., .,
-	_		
		0 - Disables equalizer dynamic mode. The equalizer is configured in static mode. This configuration is not	
		recommended.	
		1 - Enables equalizer dynamic mode. This configuration is recommended.	

## 2.4 REPEATER

Reg	Bits	Description	n
BKSV[39		The receiver Key Selection Vector (BKSV) can be read back once the part has successfully accessed the HDCP RO	R The
0x00 0x01	00000000 00000000	following registers contain the BKSV read from the EEPROM.	w. The
0x01	00000000	Tollowing registers contain the bicsy read from the EEF ROW.	
0x02	0000000	0x00[7:0] - BKSV[7:0]	
0x04	0000000	0x01[7:0] - BKSV[15:8]	
ONO I	0000000	0x02[7:0] - BKSV[23:16]	
		0x02[7:0] - BKSV[23:10] 0x03[7:0] - BKSV[31:24]	
		0x04[7:0] - BKSV[39:32]	
DI[15.0]		0X0 <del>4</del> [7.0] - DK3V[39.32]	R
RI[15:0] 0x08	00000000	Ri generated by HDCP core	n
0x08 0x09	00000000	ni gerierated by HDCP core	
0,09	00000000		
PJ[7:0]			R
0x0A	00000000	Pj generated by HDCP core	
AKSV[39	N•∩1		R/W
0x10	0000000	The AKSV of the transmitter attached to the active HDMI port can be read back after an AKSV update. The follow	
0x10	0000000	registers contain the AKSV written by the Tx.	iiig
0x11	00000000		
0x13	00000000	0x10[7:0] - AKSV[7:0]	
0x14	0000000	0x11[7:0] - AKSV[15:8]	
		0x12[7:0] - AKSV[23:16]	
		0x13[7:0] - AKSV[31:24]	
		0x14[7:0] - AKSV[39:32]	
AINFO[7	·:01		R/W
0x15	00000000	AINFO written by Tx	1.0.11
		,	
AN[63:0]			R/W
0x18	00000000	AN written by Tx	
0x19	00000000	2.255 22.4421/5 23	
0x1A	00000000	0x10[7 - 0] AKSV[7:0]	
0x1B	00000000		
0x1C 0x1D	00000000 00000000		
0x1E	00000000		
0x1E	00000000		
OX II	0000000		
SHA_A[3			R/W
0x20	00000000	SHA Hash Part A generated by inchip micro	
0x21	00000000		
0x22	00000000	0x11[7 - 0] AKSV[15:8]	
0x23	00000000		
BCAPS[7	7:0]		R/W
0x40	10000011	This is the BCAPS register presented to the Tx attached to the active HDMI port.	
	_		
		10000011 - Default BCAPS register value presented to the Tx	
		xxxxxxxx - BCAPS register value presented to the Tx	
BSTATUS	5[15:0]		R/W
0x41	00000000	These registers contain the BSTATUS information presented to the Tx attached to the active HDMI port. Bits [11:0]	)] must
0x42	0000000	be set by the system software acting as a repeater.	
		xxxxxxxxxxxxxx - BSTATUS register presented to Tx	
		00000000000000 - Reset value. BSTATUS register is reset only after power up.	
		0x41[7:0] - BSTATUS[7:0]	
		0x42[7:0] - BSTATUS[15:8]	
KSV_LIS	T_READY		R/W
0x71	<u>0</u> 00000000	The system sets this bit in order to indicate that the KSV list has been read from the Tx IC(s) and written into the	Repeater
		Map. The system must also set bits [11:0] of Bstatus before setting this bit.	
		0 - Not Ready	
		1 - Ready	

Reg	Bits	Description	5.0
	ORAGE_MODE	Selects how SPA must be stored in the non volatile EEPROM	R/W
0x71	000000 <u>0</u> 0	Selects how SPA must be stored in the non volatile EEPROM	
		0 - Store only SPA for port A	
		1 - Store Spa for port A plus upper nibble of SPA for rest of ports	
SPA LO	CATION_MSB	The state openior portriping appear master of or the rest of ports	R/W
0x71	0000000 <u>0</u>	Additional MSB of SPA_location (i.e. spa_location[8]) needed to point to SPAs stored in second segment.	
EDID A	_ENABLE		R/W
0x74	00000000	Enables I2C access to internal EDID ram from DDC port A	11/ 77
0.7.7	<u>o</u>	Enables 12e access to internal Edib fairi from DDe port A	
		0 - E-EDID for port A disabled	
		1 - E-EDID for port A enabled	
EDID_A	_ENABLE_CPU		R
0x76	0000000 <u>0</u>	Flags internal EDID enabling on port A	
		0 - Disabled	
1(0) / 1 (0)	T DEADY CLD A	1 - Enabled	66
0x78	T_READY_CLR_A		SC
UX/8	0000000 <u>0</u>	Clear BCAPS KSV list ready bit in port A	
	AP_SELECT[2:0]		R/W
0x79	0 <u>000</u> 1000	Selects which 128 bytes of KSV list will be accessed when reading or writing to addresses 0x80 to 0xFF in this m	ap. Values
		from 5 and upwards are not valid	
ALITO E	_l HDCP_MAP_ENAE	I F	R/W
0x79	0000 <u>1</u> 000	Selects which port will be accessed for HDCP addresses: the HDMI active port (selected by HDMI_PORT_SELEC	
		map) or the one selected in HDCP_MAP_SELECT	.,
		0 - HDCP data read from port given by HDCP_MAP_SELECT	
		1 - HDCP data read from the active HDMI port	
	MAP_SELECT[2:0]		R/W
0x79	00001 <u>000</u>	Selects which port will be accessed for HDCP addresses (0x00 to 0x42 in Repeater map). This only takes effect v	vhen AUTO
		HDCP MAN ENABLE is 0	
		000 - Select port A	
DISARI F	E_AUTO_EDID	1 000 - Select port A	R/W
0x7A	00000100	Disables all automatic enables for internal E-EDID	10, 44
•			
		0 - Automatic enable of internal E-EDID on HDMI ports when the part comes out of powerdown mode 0	
		1 - Disable automatic enable of internal E-EDID on HDMI ports when the part comes out of powerdown r	node 0
EDID_SE	EGMENT_POINTE		R/W
0x7A	0000010 <u>0</u>	Segment pointer for internal EDID in main i2c	
KSV BY	TE_0[7:0]		R/W
0x80	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments	
		controlled by KSV_MAP_SELECT	
	1		
	TE_1[7:0]		R/W
KSV_BY	TE_1[7:0] 00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments at the KSV MAD STATE.	
		This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
0x81	00000000		nts,
0x81 KSV_BY	00000000 TE_2[7:0]	controlled by KSV_MAP_SELECT	R/W
0x81	00000000	controlled by KSV_MAP_SELECT  This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments.	R/W
0x81 KSV_BY	00000000 TE_2[7:0]	controlled by KSV_MAP_SELECT	R/W
0x81 KSV_BY 0x82	00000000 TE_2[7:0]	controlled by KSV_MAP_SELECT  This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments.	R/W
0x81 KSV_BY 0x82	00000000 TE_2[7:0] 00000000	controlled by KSV_MAP_SELECT  This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments.	R/W R/W
0x81  KSV_BY 0x82	00000000 TE_2[7:0] 00000000 TE_3[7:0]	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	R/W nts,
KSV_BY 0x82 KSV_BY 0x83	TE_2[7:0]	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT  This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments.	R/W nts,
KSV_BY* 0x83  KSV_BY*	TE_2[7:0]	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT  This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	R/W nts,
KSV_BY 0x82 KSV_BY 0x83	TE_2[7:0]	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT  This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments.	R/W nts,

Reg	Bits	Description	
	ΓE_5[7:0]		R/W
0x85	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓΕ_6[7:0]		R/W
0x86	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	ΓΕ_7[7:0]		R/W
0x87	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_8[7:0]		R/W
0x88	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_9[7:0]		R/W
0x89	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_10[7:0]		R/W
0x8A	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓΕ_11[7:0]		R/W
0x8B	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_12[7:0]		R/W
0x8C	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓΕ_13[7:0]		R/W
0x8D	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_14[7:0]		R/W
0x8E	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_15[7:0]		R/W
0x8F	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓΕ_16[7:0]		R/W
0x90	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY7	ΓΕ_17[7:0]		R/W
0x91	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV BYT	TE_18[7:0]		R/W
0x92	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	ΓE_19[7:0]		R/W
0x93	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV BY	ΤΕ_20[7:0]	<u></u>	R/W
0x94	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	TE_21[7:0]		R/W
0x95	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

Reg	Bits	Description	
	TE_22[7:0]		R/W
0x96	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_23[7:0]		R/W
0x97	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_24[7:0]		R/W
0x98	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_25[7:0]		R/W
0x99	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_26[7:0]		R/W
0x9A	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_27[7:0]		R/W
0x9B	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_28[7:0]		R/W
0x9C	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_29[7:0]		R/W
0x9D	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_30[7:0]		R/W
0x9E	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_31[7:0]		R/W
0x9F	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_32[7:0]		R/W
0xA0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_33[7:0]		R/W
0xA1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_34[7:0]		R/W
0xA2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	 ΓΕ_35[7:0]	<u></u>	R/W
0xA3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BYT	ΓE_36[7:0]		R/W
0xA4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓΕ_37[7:0]	<u></u>	R/W
0xA5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	TE_38[7:0]		R/W
0xA6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

Reg	Bits	Description	
	ΓE_39[7:0]		R/W
0xA7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_40[7:0]		R/W
0xA8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY7	ΓE_41[7:0]		R/W
0xA9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_42[7:0]		R/W
0xAA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY7	ΓE_43[7:0]		R/W
0xAB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_44[7:0]		R/W
0xAC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY7	ΓE_45[7:0]		R/W
0xAD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_46[7:0]		R/W
0xAE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY7	ΓE_47[7:0]		R/W
0xAF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_48[7:0]		R/W
0xB0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_49[7:0]		R/W
0xB1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_50[7:0]		R/W
0xB2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_51[7:0]		R/W
0xB3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY	 ΓΕ_52[7:0]	<u></u>	R/W
0xB4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY7	ΓE_53[7:0]		R/W
0xB5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY7	ι ΓΕ_54[7:0]	<u></u>	R/W
0xB6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	ΓE_55[7:0]		R/W
0xB7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

Reg	Bits	Description	
	TE_56[7:0]		R/W
0xB8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_57[7:0]		R/W
0xB9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_58[7:0]		R/W
0xBA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_59[7:0]		R/W
OxBB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	TE_60[7:0]		R/W
0xBC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_61[7:0]		R/W
0xBD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_62[7:0]		R/W
0xBE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_63[7:0]		R/W
0xBF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_64[7:0]		R/W
0xC0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_65[7:0]		R/W
0xC1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_66[7:0]		R/W
0xC2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY7	TE_67[7:0]	<u> </u>	R/W
0xC3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	TE_68[7:0]		R/W
0xC4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV BYT	TE_69[7:0]	<u></u>	R/W
0xC5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	TE_70[7:0]		R/W
0xC6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV BY	TE_71[7:0]	<u></u>	R/W
0xC7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	TE_72[7:0]		R/W
0xC8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

Reg	Bits	Description	
KSV_BY1	ΓΕ_73[7:0]		R/W
0xC9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_74[7:0]		R/W
0xCA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_75[7:0]		R/W
0xCB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_76[7:0]		R/W
0xCC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_77[7:0]		R/W
0xCD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	TE_78[7:0]		R/W
0xCE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_79[7:0]		R/W
0xCF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_80[7:0]		R/W
0xD0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_81[7:0]		R/W
0xD1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_82[7:0]		R/W
0xD2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_83[7:0]		R/W
0xD3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_84[7:0]		R/W
0xD4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_85[7:0]		R/W
0xD5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΤΕ_86[7:0]		R/W
0xD6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	ΓE_87[7:0]		R/W
0xD7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY7	ΤΕ_88[7:0]	<u></u>	R/W
0xD8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV BYT	TE_89[7:0]		R/W
0xD9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

Reg	Bits	Description	
KSV_BYT	ΓΕ_90[7:0]		R/W
0xDA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_91[7:0]		R/W
0xDB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_92[7:0]		R/W
0xDC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_93[7:0]		R/W
0xDD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_94[7:0]		R/W
0xDE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_95[7:0]		R/W
0xDF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_96[7:0]		R/W
0xE0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_97[7:0]		R/W
0xE1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_98[7:0]		R/W
0xE2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_99[7:0]		R/W
0xE3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_100[7:0]		R/W
0xE4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_101[7:0]		R/W
0xE5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_102[7:0]		R/W
0xE6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓΕ_103[7:0]		R/W
0xE7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BYT	ΓE_104[7:0]		R/W
0xE8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓΕ_105[7:0]	<u></u>	R/W
0xE9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	<u>ΓΕ_</u> 106[7:0]		R/W
0xEA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

Reg	Bits	Description	
KSV_BY1	ΓE_107[7:0]		R/W
0xEB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_108[7:0]		R/W
0xEC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BYT	ΓE_109[7:0]		R/W
0xED	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_110[7:0]		R/W
0xEE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	ΓE_111[7:0]		R/W
0xEF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_112[7:0]		R/W
0xF0	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_113[7:0]		R/W
0xF1	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_114[7:0]		R/W
0xF2	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓΕ_115[7:0]		R/W
0xF3	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_116[7:0]		R/W
0xF4	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_117[7:0]		R/W
0xF5	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓΕ_118[7:0]		R/W
0xF6	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BY1	ΓE_119[7:0]		R/W
0xF7	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV BYT	TE_120[7:0]	<u></u>	R/W
0xF8	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV_BY1	ΓE_121[7:0]		R/W
0xF9	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	nts,
KSV_BYT	ΓE_122[7:0]	<u> </u>	R/W
0xFA	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	
KSV RYT	TE_123[7:0]		R/W
0xFB	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment controlled by KSV_MAP_SELECT	

Reg	Bits	Description	
KSV_BYT	E_124[7:0]		R/W
0xFC	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment: controlled by KSV_MAP_SELECT	S,
KSV_BYT	E_125[7:0]		R/W
0xFD	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments controlled by KSV_MAP_SELECT	S,
KSV_BYT	E_126[7:0]		R/W
0xFE	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segments controlled by KSV_MAP_SELECT	S,
KSV_BY1	E_127[7:0]		R/W
0xFF	00000000	This is a byte in the KSV list used for the HDCP repeater protocol. This may come from any of 5 128 byte segment: controlled by KSV_MAP_SELECT	S,

## 2.5 INFOFRAME

MAI_NRF_PRI2330	Reg	Bits	Description
0x01		PB[223:0]	
0x01	0x00	00000000	AVI infoframe data
0x02	0x01	00000000	
0x03		00000000	
0x04   00000000   0x05   00000000   0x07   00000000   0x09   00000000   0x09   00000000   0x00   00000000   0x00   00000000   0x00   00000000   0x00   00000000   0x00   00000000   0x10   00000000   0x10   00000000   0x10   00000000   0x11   00000000   0x11   00000000   0x12   0000000   0x13   0000000   0x14   0000000   0x15   0000000   0x16   0000000   0x17   0000000   0x18   0000000   0x19   0x10   0x19   0x10   0x19   0x10   0x10			
0x05			
0x06   0000000   0x07   0000000   0x09   0000000   0x09   0000000   0x00   0x00000   0x11   0x000000   0x11   0x000000   0x13   0x000000   0x13   0x000000   0x15   0x000000   0x15   0x16   0x000000   0x18   0x17   0x000000   0x18   0x19   0x1000000   0x18   0x1000000   0x18   0x1000000   0x10   0x1000000   0x10			
0x07   00000000   0x08   00000000   0x004   00000000   0x005   00000000   0x005   00000000   0x006   00000000   0x007   00000000   0x007   00000000   0x008   00000000   0x009   00000000   0x009   00000000   0x009   00000000   0x10   00000000   0x11   00000000   0x12   00000000   0x13   00000000   0x14   00000000   0x16   00000000   0x17   00000000   0x18   00000000   0x19   00000000   0x10   00000000   0x10   00000000   0x11   00000000   0x11   00000000   0x12   00000000   0x13   00000000   0x14   00000000   0x16   00000000   0x17   00000000   0x18   00000000   0x18   00000000   0x19   00000000   0x10   00000000   0x11   00000000   0x11   00000000   0x12   00000000   0x14   00000000   0x15   00000000   0x16   00000000   0x17   00000000   0x18   00000000   0x18   00000000   0x19   00000000   0x10   00000000   0x10   0000000   0x10   00000000   0x10   000000000   0x10   000000000   0x10   00000000   0x10   00000000   0x10   00000000   0x10   00000000   0			
0x88 00000000 0x0A 00000000 0x0B 00000000 0x0C 00000000 0x0C 00000000 0x0E 00000000 0x0E 00000000 0x10 00000000 0x10 00000000 0x11 00000000 0x12 00000000 0x13 00000000 0x13 00000000 0x14 00000000 0x15 00000000 0x16 00000000 0x16 00000000 0x18 00000000 0x18 00000000 0x18 00000000 0x1A 00000000 0x1B 000000000 0x1B 00000000000 0x1B 00000000000000000000000000000000000			
DOOD			
0x0A 00000000 0x0B 00000000 0x0C 00000000 0x0D 00000000 0x0F 00000000 0x10 00000000 0x11 00000000 0x13 00000000 0x13 00000000 0x13 00000000 0x14 00000000 0x15 00000000 0x18 00000000 0x20 00000000 0x21 00000000 0x22 00000000 0x22 00000000 0x22 00000000 0x23 00000000 0x24 00000000 0x25 00000000 0x26 00000000 0x27 00000000 0x26 00000000 0x27 00000000 0x27 00000000 0x28 00000000 0x28 00000000 0x28 00000000			
0.008			
DONC   DO000000   DO0000000   DO0000000   DO0000000   DO0000000   DO0000000   DO0000000   DO0000000   DO00000000   DO0000000000			
00000000			
0x0E			
0x0F			
0x10   0000000   0000000   0000000   000000			
0x11			
0x12 00000000 0 0x14 00000000 0 0x16 0000000 0 0x17 00000000 0 0x18 00000000 0 0x18 0000000 0 0x19 0000000 0 0x19 0000000 0 0x19 0000000 0 0x10 0000000 0 0x			
0x13			
0x14			
0x15         00000000           0x16         00000000           0x18         00000000           0x1A         00000000           0x1B         00000000           0x1C         00000000           0x1D         00000000           0x1E         00000000           0x1F         00000000           0x20         00000000           0x21         00000000           0x22         00000000           0x24         00000000           0x25         00000000           0x26         00000000           0x27         00000000           0x27         00000000           0x27         00000000           0x27         00000000           0x28         00000000			
0x16         00000000           0x17         00000000           0x18         00000000           0x1A         00000000           0x1B         00000000           0x1C         00000000           0x1D         00000000           0x1F         00000000           0x20         0000000           0x21         0000000           0x22         0000000           0x24         0000000           0x24         0000000           0x25         0000000           0x26         0000000           0x27         0000000           0x27         00000000           0x27         00000000           0x28         00000000			
0x17         00000000           0x18         00000000           0x1A         00000000           0x1B         00000000           0x1C         00000000           0x1E         00000000           0x1F         00000000           0x1F         00000000           0x20         0000000           0x21         0000000           0x22         0000000           0x24         0000000           0x24         0000000           0x25         0000000           0x26         0000000           0x27         0000000           0x27         0000000           0x27         00000000           0x28         0000000			
0x18 0x19 0x1A 0x1A 0x1B 0x1B 0x1D         0000000 0000000 0000000 0x1C 0x1D 0x1E 0x20 0x20 0x20 0x21 0x22 0x22 0x23 0x23 0x24 0x24 0x25 0x26 0x26 0x27 0x27 0x27 0x26 0x27 0x27 0x28 0x28 0x28 0x28 0x28 0x28 0x28 0x28			
0x19 0x1A 0x1B     00000000 00000000 00000000     R       AUD_INF_PB[111:0]     R       0x1C 0x1D 0x1E 0x1F 0x1F 0x20 0x20 0x20 0x20 0x21 0x21 0x22 0x23 0x24 0x24 0x25 0x26 0x26 0x26 0x27 0x27 0x28 0x28 0x28     Audio infoframe data			
0x1A 0x1B       00000000 00000000 0x1C 0x1D 00000000 0x1E 00000000 0x21 00000000 0x21 00000000 0x22 00000000 0x22 00000000 0x23 00x24 00x25 00x26 0x26 0x26 0x27 0x27 0x28       Audio infoframe data			
Ox1B     00000000       AUD_INF_PB[111:0]     R       0x1C     00000000       0x1D     00000000       0x1E     00000000       0x20     0000000       0x21     0000000       0x22     0000000       0x23     0000000       0x24     0000000       0x25     0000000       0x26     0000000       0x27     0000000       0x28     0000000			
AUD_INF_PB[111:0]  Ox1C			
0x1C         00000000         Audio infoframe data           0x1D         00000000         Audio infoframe data           0x1E         00000000         0x1F           0x20         0000000         0x21           0x21         0000000         0x22           0x23         0000000         0x24           0x25         0000000         0x25           0x26         0000000         0x27           0x28         0000000	OXIB	00000000	
0x1C         00000000         Audio infoframe data           0x1D         00000000         Audio infoframe data           0x1E         00000000         0x1F           0x20         0000000         0x21           0x21         0000000         0x22           0x23         0000000         0x24           0x25         0000000         0x25           0x26         0000000         0x27           0x28         0000000			
0x1C         00000000         Audio infoframe data           0x1D         00000000         Audio infoframe data           0x1E         00000000         0x1F           0x20         0000000         0x21           0x21         0000000         0x22           0x23         0000000         0x24           0x25         0000000         0x25           0x26         0000000         0x27           0x28         0000000	AUD IN	F PB[111:0]	R
0x1D     00000000       0x1E     00000000       0x1F     00000000       0x20     0000000       0x21     0000000       0x22     0000000       0x23     0000000       0x24     0000000       0x25     0000000       0x26     0000000       0x27     0000000       0x28     0000000			
0x1E     00000000       0x1F     00000000       0x20     0000000       0x21     0000000       0x22     0000000       0x23     0000000       0x24     0000000       0x25     0000000       0x26     0000000       0x27     0000000       0x28     0000000			
0x1F         00000000           0x20         00000000           0x21         00000000           0x22         0000000           0x23         0000000           0x24         0000000           0x25         0000000           0x26         0000000           0x27         0000000           0x28         0000000			
0x20     00000000       0x21     00000000       0x22     0000000       0x23     0000000       0x24     0000000       0x25     0000000       0x26     0000000       0x27     0000000       0x28     0000000			
0x21     00000000       0x22     00000000       0x23     0000000       0x24     0000000       0x25     0000000       0x26     0000000       0x27     0000000       0x28     0000000			
0x22     00000000       0x23     00000000       0x24     0000000       0x25     0000000       0x26     0000000       0x27     0000000       0x28     0000000			
0x23         00000000           0x24         00000000           0x25         00000000           0x26         0000000           0x27         0000000           0x28         0000000			
0x24     00000000       0x25     00000000       0x26     00000000       0x27     0000000       0x28     0000000	0x23		
0x25         00000000           0x26         00000000           0x27         00000000           0x28         00000000	0x24		
0x26         00000000           0x27         00000000           0x28         00000000	0x25		
0x27			
0x28 <u>00000000</u>			
0000000			
	UAZ	2000000	

Reg	Bits	Description	
	_PB[223:0]	·	R
0x2A	00000000	Source Prod infoframe data	
0x2B	00000000		
0x2C	00000000		
0x2D	00000000		
0x2E	00000000		
0x2F	00000000		
0x30	00000000		
0x31	00000000		
0x32	00000000		
0x33	00000000		
0x34	00000000		
0x35	00000000		
0x36	00000000		
0x37	00000000		
0x38	00000000		
0x39	00000000		
0x3A	00000000		
0x3B	00000000		
0x3C	00000000		
0x3D	00000000		
0x3E	00000000		
0x3F	00000000		
0x40	00000000		
0x41	00000000		
0x42	00000000		
0x43	00000000		
0x44	00000000		
0x45	00000000		
MS INF	PB[111:0]		R
0x46	00000000	MPEG Source infoframe data	
0x47	00000000		
0x48	00000000		
0x49	00000000		
0x4A	00000000		
0x4B	00000000		
0x4C	00000000		
0x4D	00000000		
0x4E	00000000		
0x4F	00000000		
0x50	00000000		
0x51	00000000		
0x52	00000000		
0x53	00000000		
		I .	

Reg	Bits	Description	
VS_INF_	PB[223:0]	R	
0x54	0000000	Vendor Specific infoframe data	
0x55	00000000		
0x56	00000000		
0x57	00000000		
0x58	00000000		
0x59	00000000		
0x5A	00000000		
0x5B	00000000		
0x5C	00000000		
0x5D	00000000		
0x5E	00000000		
0x5F	00000000		
0x60	00000000		
0x61 0x62	00000000 00000000		
0x63	0000000		
0x64	00000000		
0x65	0000000		
0x66	0000000		
0x67	00000000		
0x68	00000000		
0x69	00000000		
0x6A	00000000		
0x6B	00000000		
0x6C	0000000		
0x6D	0000000		
0x6E	00000000		
0x6F	00000000		
1			
ACP_PB[	[223:0]	R	
ACP_PB[ 0x70	[223:0] 00000000	ACP infoframe data	
0x70 0x71 0x72	00000000 00000000 00000000		
0x70 0x71 0x72 0x73	00000000 00000000 00000000		
0x70 0x71 0x72 0x73 0x74	00000000 00000000 00000000 00000000		
0x70 0x71 0x72 0x73 0x74 0x75	00000000 00000000 00000000 00000000 0000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76	00000000 00000000 00000000 00000000 0000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77	00000000 00000000 00000000 00000000 0000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78	00000000 00000000 00000000 00000000 0000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79	00000000 00000000 00000000 00000000 0000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A	00000000 00000000 00000000 00000000 0000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B	00000000 00000000 00000000 00000000 0000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7F	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7F	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8A	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89	00000000 00000000 00000000 00000000 000000		
0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7D 0x7E 0x7F 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8A	00000000 00000000 00000000 00000000 000000		

Reg	Bits	Description	
ISRC1_PI		R	
0x8C	00000000	ISRC 1 infoframe data	
0x8D	00000000		
0x8E	00000000		
0x8F	00000000		
0x90	00000000		
0x91	00000000		
0x92	00000000		
0x93	0000000		
0x94	0000000		
0x95	0000000		
0x96	00000000		
0x97	00000000		
0x98	00000000		
0x99 0x9A	00000000 00000000		
0x9A 0x9B	00000000		
0x9C	00000000		
0x9C 0x9D	00000000		
0x9E	00000000		
0x9F	00000000		
0xA0	0000000		
0xA1	00000000		
0xA2	0000000		
0xA3	0000000		
0xA4	0000000		
0xA5	0000000		
0xA6	00000000		
0xA7	00000000		
ISRC2 PI	B[223:0]	R	
ISRC2_PI		I SRC 2 infoframe data	
0xA8	00000000	ISRC 2 infoframe data	
0xA8 0xA9	00000000 00000000		
0xA8 0xA9 0xAA	00000000 00000000 00000000		
0xA8 0xA9 0xAA 0xAB	00000000 00000000		
0xA8 0xA9 0xAA	00000000 00000000 00000000 00000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	00000000 00000000 00000000 00000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD	00000000 00000000 00000000 00000000 0000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE	00000000 00000000 00000000 00000000 0000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF	00000000 00000000 00000000 00000000 0000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2	00000000 00000000 00000000 00000000 0000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3	00000000 00000000 00000000 00000000 0000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF 0xC0 0xC1	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF 0xC0 0xC1 0xC2	00000000 00000000 00000000 00000000 000000		
0xA8 0xA9 0xAA 0xAB 0xAC 0xAD 0xAE 0xAF 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xB8 0xB9 0xBA 0xBB 0xBC 0xBD 0xBE 0xBF 0xC0 0xC1	00000000 00000000 00000000 00000000 000000		

Reg	Bits	Description	
GBD[223	•		R
0xC4	0000000	Gamut infoframe data	
0xC5	00000000		
0xC6 0xC7	00000000		
0xC7 0xC8	00000000 00000000		
0xCo 0xC9	00000000		
0xCA	0000000		
0xCB	00000000		
0xCC	00000000		
0xCD	00000000		
0xCE	00000000		
0xCF	00000000		
0xD0	00000000		
0xD1	00000000		
0xD2	00000000		
0xD3	0000000		
0xD4	00000000		
0xD5	00000000		
0xD6	00000000		
0xD7 0xD8	00000000 00000000		
OxDo	00000000		
0xD3 0xDA	0000000		
0xDA	00000000		
0xDC	0000000		
0xDD	00000000		
0xDE	00000000		
0xDF	00000000		
VI DAC	KET_ID[7:0]		R/W
0xE0	10000010	AVI infoframe ID	IT/ VV
UXLU	10000010	Aviilloliane ib	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x00 to 0x1B	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x00 to 0x1B	
VI INF	_VERS[7:0]		R
0xE1	00000000	AVI infoframe version	<u> </u>
\	1 ENIT 03		
	_LEN[7:0]	N/I info-fusion a long with	R
0xE2	00000000	AVI infoframe length	
UD_PA	CKET_ID[7:0]		R/W
0xE3	10000100	Audio infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x1C to 0x29	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x1C to 0x29	
UD_INI	F_VERS[7:0]		R
0xE4	0000000	Audio infoframe version	
יואו חט	 F_LEN[7:0]		R
0xE5	00000000	Audio infoframe length	11
UNLU	3000000	The state of the s	
	CKET_ID[7:0]		R/W
	CKET_ID[7:0] 10000011	Source Prod infoframe ID	R/W
SPD_PAG 0xE6			R/W
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45	R/W
0xE6	10000011		
0xE6  SPD_INF	10000011 VERS[7:0]	0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45 1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x2A to 0x45	R/W
0xE6	10000011	0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45	
0xE6 PD_INF	10000011 VERS[7:0]	0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45 1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x2A to 0x45	
OxE6  PD_INF OxE7	10000011 =_VERS[7:0] 00000000	0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45 1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x2A to 0x45	
OxE6  PD_INF OxE7	10000011 VERS[7:0]	0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45 1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x2A to 0x45	R
OxE6  PD_INF  OxE7  PD_INF	10000011 VERS[7:0] 00000000 LEN[7:0]	Oxxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x2A to 0x45 1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x2A to 0x45  Source Prod infoframe version	R

Reg	Bits	Description	
MS_PAC	KET_ID[7:0]		R/W
0xE9	10000101	MPEG Source infoframe ID	
		Occurrence Deductions and the description of the description of the last form of the last form of the description of the descri	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x46 to 0x53 1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x46 to 0x53	
MS INF	_VERS[7:0]	1 1xxxxxxxx - Facket type value of infortable stored in infortable iwap, Address 0x40 to 0x33	R
0xEA	00000000	MPEG Source infoframe version	I
OXLIT	<u> </u>	The Lo Source informatic version	
MC INT	1 EN[7.0]		D
OxEB	_LEN[7:0] 00000000	MPEG Source infoframe length	R
UXED	0000000	Wired Source informatile length	
	KET_ID[7:0]	V. I. C. (C.)	R/W
0xEC	<u>10000001</u>	Vendor Specific infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x54 to 0x6F	
		1xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x54 to 0x6F	
VS INF	VERS[7:0]	The state of patients of patients and an applications of the state of patients of the state of t	R
0xED	00000000	Vendor Specific infoframe version	
	_		
VS INF	LEN[7:0]		R
0xEE	0000000	Vendor Specific infoframe length	
ACD DA	CVET IDIZ.01		R/W
OxEF	CKET_ID[7:0] 00000100	ACP infoframe ID	K/W
UXLI	00000100	Act infoliante ib	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x70 to 0x8B	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x70 to 0x8B	
ACP_TYI	PE[7:0]		R
0xF0	00000000	ACP infoframe version	
ACP_HE	ADER2[7:0]		R
0xF1	00000000	ACP infoframe length	<u>'</u>
ISRC1 P.	ACKET_ID[7:0]		R/W
0xF2	00000101	ISRC1 infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0x8C to 0xA7	
		1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0x8C to 0xA7	
	IEADER1[7:0]	Legger C.C.	R
0xF3	00000000	ISRC1 infoframe version	
	IEADER2[7:0]		R
0xF4	00000000	ISRC1 infoframe length	
	<u> </u>		
ISRC2_P	ACKET_ID[7:0]		R/W
0xF5	00000110	ISRC2 infoframe ID	
		0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0xA8 to 0xC3	
ISRC2 L	IEADER1[7:0]	1xxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0xA8 to 0xC3	R
0xF6	00000000	ISRC2 infoframe version	IX
OAI O	2000000	including relation	
ICD CS (	L A DEDOLT OF		1.5
	IEADER2[7:0]	ICDC3 infoframe longth	R
0xF7	00000000	ISRC2 infoframe length	
	_PACKET_ID[7:0]		R/W
0xF8	00001010	Gamut infoframe ID	
		Ovveyvyy - Packat typo value of packat stored in InfoEramo Man Address OvC 4 to OVDE	
	1	0xxxxxxx - Packet type value of packet stored in InfoFrame Map, Address 0xC4 to 0xDF	
		1xxxxxxxx - Packet type value of InfoFrame stored in InfoFrame Map, Address 0xC4 to 0xDF	

Reg	Bits	Description			
GAMUT_	GAMUT_HEADER1[7:0] R				
0xF9	00000000	Gamut infoframe version			
GAMUT_	HEADER2[7:0]		R		
0xFA	00000000	Gamut infoframe length			
		-	Į.		

## 2.6 CP

Reg	Bits	Description	
	RT_VBI_R[11:0]		R/W
0x2A 0x2B	00000000 0000	Manual value for start of VBI position of the extra blank region preceding the odd R field in 3D TV field alternativ packing format through HDMI.Normally not required to program since this parameter is calculated automatical input.	
CP_END	_VBI_R[11:0]		R/W
0x2B 0x2C	0000 <u>0000</u> 00000000	Manual value for end of VBI position of the extra blank region preceding the odd R field in 3DTV field alternative format through HDMI.Normally not required to program since this parameter is calculated automatically from in	
CP_STAF	RT_VBI_EVEN_R[1		R/W
0x2D 0x2E	00000000	Manual value for start of VBI position of the extra blank region preceding the even R field in 3D TV field alternati packing format through HDMI.Normally not required to program since this parameter is calculated automatical input.	
CP_END	_VBI_EVEN_R[11:0		R/W
0x2E 0x2F	00000000	Manual value for end of VBI position of the extra blank region preceding the even R field in 3D TV field alternative packing format through HDMI.Normally not required to program since this parameter is calculated automatical input.	
DE_V_ST	TART_R[3:0]		R/W
0x30	00000000	A control to vary the position of the start of the extra VBI region between L and R fieds during odd field in field alternative packing in 3D TV video format. This register stores a signed value represented in a 2's complement for unit of DE_V_END_EVEN[9:0] is one pixel clock.  Range8 to +7 lines	ormat. The
DE_V_EN	ND_R[3:0]		R/W
0x30	0000 <u>0000</u>	A control to vary the position of the end of the extra VBI region between L and R fieds during odd field in field a packing in 3D TV video format. This register stores a signed value represented in a 2's complement format. The uDE_V_END_EVEN[9:0] is one pixel clock.  Range8 to +7 lines	
DF V ST	I TART_EVEN_R[3:0]		R/W
0x31	0000	A control to vary the position of the start of the extra VBI region between L and R fieds during even field in field alternative packing in 3D TV video format through HDMI. This register stores a signed value represented in a 2's complement format. The unit of DE_V_END_EVEN[9:0] is one pixel clock.  Range8 to +7 lines	
DE_V_EN	ND_EVEN_R[3:0]		R/W
0x31	0000 <u>0000</u>	A control to vary the position of the end of the extra VBI region between L and R fieds during even field in field alternative packing in 3D TV video format through HDMI. This register stores a signed value represented in a 2's complement format. The unit of DE_V_END_EVEN[9:0] is one pixel clock.  Range8 to +7 lines	
TEN_TO	_EIGHT_CONV		R/W
0x36	0000000 <u>0</u>	A control to indicate if the precision of the data to be rounded and truncated to 8-bit has 10 bit precision. This c for HDMI use only.  0 - If the input data has got 12 bit precision - then the output data will have 12-, 10- or 8-bits per channel. input data has got 10 bit precision - then the output data will have 10-bits per channel. If the input data h bit precision - then the output data will have 8-bits per channel.	ontrol is
		1 - If The input data has got 10 bit precision, the output data will be 8 bits per channel.	

Reg	Bits	Description	D ***
	TRAST[7:0]	A control to contain a This field in the second of the Control of	R/W
0x3A	10000000	A control to set the contrast. This field is a unsigned value represented in a 1.7 binary format. The MSB represen integer part of the contrast value which is either 0 or 1. The seven LSBs represents the fractional part of the con value. The fractional part has the range [0 to 0.99]. This control is functional if VID_ADJ_EN is set to 1.	
		00000000 - Contrast set to minimum 10000000 - Default	
		11111111 - Contrast set to maximum	
	JRATION[7:0]		R/W
0x3B	10000000	A control to set the saturation. This field is a unsigned value represented in a 1.7 binary format. The MSB represe integer part of the contrast value which is either 0 or 1. The seven LSBs represent the fractional part of the saturalue. The fractional part has a [0 to 0.99] range. This control is functional if VID_ADJ_EN is set to 1.	
		00000000 - Saturation set to minimum 10000000 - Default	
		11111111 - Saturation set to maximum	
	HTNESS[7:0]		R/W
0x3C	00000000	A control to set the brightness. This field is a signed value. The effective brightness value applied to the Luma is by multiplying the programmed value CP_BRIGHTNESS with a gain of 4. The brightness applied to the Luma ha of [-512 to 508]. This control is functional if VID_ADJ_EN is set to 1.	
		00000000 - The offset applied to the Luma is 0. 01111111 - The offset applied to the Luma is 508d. This value corresponds to the brightness setting. 11111111 - The offset applied to the Luma is -512d. This value corresponds to the darkest setting.	
CP_HUE	[7·0]	11111111 - The onset applied to the Edina is -312d. This value corresponds to the darkest setting.	R/W
0x3D	00000000	A control to set the hue. This register a represent a signed value which provides hue adjustment. It allows for roby any angle <0; 360).	-
		00000000 - A hue of 0° is applied to the Chroma	
VID_ADJ	_EN		R/W
0x3E	<u>0</u> 0000000	Video Adjustment Enable. This control selects whether or not the color controls feature is enabled. The color co feature is configured via the parameters CP_CONTRAST[7:0], CP_SATURATION[7:0], CP_BRIGHTNESS[7:0] and CP_HUE[7:0]. The CP CSC must also be enabled for the color controls to be effective.  0 - Disable color controls.	ntrois
CD LIV	ALICNI CELET O	1 - Enable color controls.	D ///
	ALIGN_SEL[1:0]	Alternation of the alternative description of the Court Theory and the C	R/W
0x3E	00 <u>00</u> 0000	Alignment of uv_data_valid internal signal generated by the CP core. The uv_data_valid signal is used to map Upixels data into one single signal when the part is configured to output a 4:2:2 digital video stream.  00 - The uv_data_signal is synchronized with the Start of Active Video (SAV)  01 - The uv_data_signal is synchronized with the leading edge of the HSync  10 - uv_data_signal is synchronized with the leading edge of the DE	o and v
CD IIV I	DVAL_INV	11 - The uv_data_signal is synchronized with the Start of Active Video (SAV)	R/W
0x3E	0000 <u>0</u> 000	This controls the polarity of the uv_data_valid signal generated by the CP. The uv_data_valid signal is used to m V pixels data into one single signal when the part is configured to output a 4:2:2 digital video stream.	
		0 - No change to data_valid signal	
CP MOD	DE_GAIN_ADJ_EN	1 - Invert uv_data_valid signal	R/W
0x3E	00000 <u>0</u> 00	A control to enable pregain	11/ VV
		0 - The pregain block is bypassed 1 - The pregain block is enabled	
	_UV_MAN		R/W
0x3E	000000 <u>0</u> 0	U and V Saturation Range Control  0 - The range of the saturator on the Cr and the Cb channels are determined by OP_656_RANGE and	
		ALT_DATA_SAT.  1 - The range of the saturator on the Cr and the Cb channels are determined by ALT_SAT_UV if either	
ALT CAT		OP_656_RANGE or ALT_DATA_SAT is set to 0.	D/M
ALT_SAT	_UV	Cr and Cb Saturation Range. Refer to ALT_SAT_UV_MAN for additional detail.	R/W
0x3E	0000000 <u>0</u>	er and eb saturation hange. Never to ALL SAL OV INANTO additional detail.	

Reg	Bits	Description	
CP_MOE 0x40	DE_GAIN_ADJ[7:0]	]   Pregain adjustment to compensate for the gain of the Analog Front End. This register stores a value in a 1.7 b	R/W
0x40	01011100	Pregain adjustment to compensate for the gain of the Analog Front End. This register stores a value in a 1.7 b	inary format.
		0xxxxxxx - Gain of (0 + (xxxxxxx / 128))	
		10000000 - Default pregain (pregain of 1.0)	
CSC_SC/	A L E [1.0]	1xxxxxxx - Gain of (1 + (xxxxxxx / 128))	R/W
0x52	<u>01</u> 000000	A control to set the CSC coefficient scalar.	n/vv
		00 - CSC scalar set to 1	
		01 - CSC scalar set to 2 10 - Reserved. Do not use	
		11 - Reserved. Do not use	
A4[12:0]			R/W
0x52 0x53	010 <u>00000</u> 00000000	CSC Coefficient A4. Contains 13-bit A4 coefficient for the A channel.	
0,00	0000000	0x0000 - Default value	
A3[12:0]			R/W
0x54	<u>0000000</u>	CSC Coefficient A3. Contains 13-bit A3 coefficient for the A channel.	10,00
0x55	<u>000000</u> 00		
		0x0000 - Default value	
A2[12:0]			R/W
0x55 0x56	000000 <u>00</u> 00000000	CSC Coefficient A2. Contains 13-bit A2 coefficient for the A channel.	
0x57	<u>000</u> 01000	0x0000 - Default value	
A1[12:0]			R/W
0x57	000 <u>01000</u>	CSC Coefficient A1. Contains 13-bit A1 coefficient for the A channel.	
0x58	00000000	0x0800 - Default value	
B4[12:0]			R/W
0x59	000 <u>00000</u>	CSC Coefficient B4. Contains 13-bitB4 coefficient for the B channel.	K/VV
0x5A	00000000		
		0x0000 - Default value	
B3[12:0]			R/W
0x5B 0x5C	0 <u>0000000</u> 000000	CSC Coefficient B3. Contains 13-bit B3 coefficient for the B channel.	
UXJC	000000	0x0000 - Default value	
B2[12:0]			R/W
0x5C	000000 <u>01</u>	CSC Coefficient B2. Contains 13-bit B2 coefficient for the B channel.	10 00
0x5D	0000000		
0x5E	<u>000</u> 00000	0x0800 - Default value	
D1[12.0]			D/M/
B1[12:0] 0x5E	000 <u>00000</u>	CSC Coefficient B1. Contains 13-bit B1 coefficient for the B channel.	R/W
0x5F	00000000		
		0x0000 - Default value	
C4[12:0]			R/W
0x60 0x61	000 <u>00000</u> 00000000	CSC Coefficient C4. Contains 13-bit C4 coefficient for the C channel.	
UXUI	3000000	0x0000 - Default value	
C3[12:0]			R/W
0x62	<u>0100000</u>	CSC Coefficient C3. Contains 13-bit C3 coefficient for the C channel.	TV VV
0x63	000000		
		0x0800 - Default value	
C2[12:0]			R/W
0x63 0x64	000000 <u>00</u> 00000000	CSC Coefficient C2. Contains 13-bit C2 coefficient for the C channel.	
0x65	<u>000</u> 00000	0x0000 - Default value	
	1		

Reg	Bits	Description	
C1[12:0]			R/W
0x65 0x66	000 <u>00000</u> 00000000	CSC Coefficient C1. Contains 13-bit C1 coefficient for the C channel.	
one c	<u> </u>	0x0000 - Default value	
CSC_CO	EFF_SEL[3:0]		R/W
0x68	<u>1111</u> 0000	A control to select the mode the CP CSC operates in.	
		2000 CD CCC configuration in manual mode	
		0000 - CP CSC configuration in manual mode 1111 - CP CSC configured in automatic mode	
		xxxx - Reserved	
MAN CF	P_CSC_EN		R/W
0x69	000 <u>0</u> 0100	A control to manually enable the CP CSC. By default the CP CSC will be automatically enabled in the case that e color-space conversion or video-adjustments (Hue, Saturation, Contrast, Brightness) is determined to be requir other I2C settings. If MAN_CP_CSC_EN is set to one the CP CSC is forced into the enabled state.	
		0 - CP CSC will be automatically enabled if required. For example if either a color-space conversion or vid adjustments (Hue, Saturation, Contrast, Brightness) is determined to be required due to other I2C setting 1 - Manual override to force CP-CSC to be enabled	
CP_PREC	[1:0]		R/W
0x77	<u>11</u> 111111	A control to set the precision of the data output by the CP core for channels A, B and C.	
		00 - Rounds and truncates data in channels A, B and C to 10-bit precision	
		01 - Rounds and truncates data in channels A, B and C to 12-bit precision	
		10 - Rounds and truncates data in channels A, B and C to 8 bit precision	
		11 - Rounds and truncates data in channels A, B, and C to the precision set in OP_FORMAT_SEL[6:0]	
AV_INV_			R/W
0x7B	<u>0</u> 0000101	A control to invert the F bit in the AV codes.	
		0 - Inserts the F bit with default polarity, 1 - Inverts the F bit before inserting it into the AV code	
AV_INV_	V	1 meta die 1 biebetote inserding kinto die 74 code	R/W
0x7B	0 <u>0</u> 000101	A control to invert V bit in AV codes.	<u> </u>
		0 - Do not invert V bit polarity before inserting it into the AV code,	
AV DOC	CEL	1 - Invert V bit polarity before inserting it into the AV code	DAM
AV_POS_ 0x7B	_SEL 00000 <u>1</u> 01	A control to select AV codes position	R/W
UX/D	00000 <u>1</u> 01	A control to select Av codes position	
		0 - SAV code at HS falling edge and EAV code at HS rising edge. 1 - Uses predetermined (default) positions for AV codes.	
DE_WITH	H_AVCODE		R/W
0x7B	0000010 <u>1</u>	A control to insert AV codes in relation to the DE output signal	
		0 - AV codes locked to default values. DE position can be moved independently of AV codes.	
CP_INV_	HC	1 - Inserted AV codes moves in relation to DE position change.	R/W
0x7C	<u>1</u> 1000000	A control to set the polarity of the HSync output by the CP core. This control is not recommended for use. INV_I	-
		IO Map, Register 0x06 [1] should be used instead.	
		0 - The CP outputs a HSync with negative polarity 1 - The CP outputs a HSync with positive polarity	
CP_INV_	VS	- The contract of the contract	R/W
0x7C	1 <u>1</u> 000000	A control to set the polarity of the VSync output by the CP core. This control is not recommended for use. INV_\ IO Map, Register 0x06 [2] should be used instead.	/S_POL in
		0 - The CP outputs a VSync with negative polarity	
CD INIV	DE	1 - The CP outputs a VSync with positive polarity	R/W
CP_INV_ 0x7C	110 <u>0</u> 0000	A control to set the polarity of the FIELD/DE output by the CP core. This control is not recommended for use. IN	
UA/C	110 <u>0</u> 0000	in IO Map, Register 0x06 [3] should be used instead.	v_i _FUL
		0 - The CP outputs FIELD/DE with negative polarity 1 - The CP outputs FIELD/DE with positive polarity	

Reg	Bits	Description
START_H	1	R/W
0x7C 0x7E	1100 <u>00</u> 00 <u>00000000</u>	A control to shift the position of the leading edge of the HSync output by the CP core. This register stores a signed value in a 2's complement format. START_HS[9:0] is the number of pixel clocks by which the leading edge of the HSync is shifted (e.g. 0x3FF corresponds to a shift of 1 pixel clock away form the active video, 0x005 corresponds to a shift of 5 pixel clocks toward the active video).  0x000 - Default value.  0x000 to 0x1FF - The leading edge of the HSync is shifted toward the active video.
		0x200 to 0x3FF - The leading edge of the HSync is shifted away from the active video.
END_HS		R/W
0x7C 0x7D	110000 <u>00</u> <u>00000000</u>	A control to shift the position of the trailing edge of the HSync output by the CP core. This register stores a signed value in a 2's complement format. HS_END[9:0] is the number of pixel clock by which the leading edge of the HSync is shifted (e.g. 0x3FF corresponds to a shift of 1 pixel clock away form the active video, 0x005 corresponds to a shift of 5 pixel clocks toward the active video).  0x000 - Default value.  0x000 to 0x1FF - The trailing edge of the HSync is shifted toward the active video.  0x200 to 0x3FF - The trailing edge of the HSync is shifted away from the active video.
START_\	/S[3:0]	R/W
0x7F	0000	A control to shift the position of the leading edge of the VSync output by the CP core. This register stores a signed value in a 2's complement format. START_VS[3:0] is the number of lines by which the leading edge of the VSync is shifted (e.g. 0x0F corresponds to a shift by 1 line toward the active video, 0x01 corresponds to a shift of 1 line away from the active video).  0x0 - Default value.  0x0 to 0x7 - The leading edge of the VSync is shifted toward the active video.  0x8 to 0xF - The leading edge of the VSync is shifted away from the active video.
END_VS	[3:0]	R/W
0x7F	0000 <u>0000</u>	A control to shift the position of the trailing edge of the VSync output by the CP core. This register stores a signed value in a 2's complement format. SEND_VS[3:0] is the number of lines by which the trailing edge of the VSync is shifted (e.g. 0x0F corresponds to a shift of 1 line toward the active video, 0x01 corresponds to a shift of 1 line away from the active video).  0x0 - Default value.  0x0 to 0x7 - The trailing edge of the VSync is shifted toward the active video.  0x8 to 0xF - The trailing edge of the VSync is shifted away from the active video.
START_F	E[3:0]	R/W
0x80	<u>0000</u> 0000	A control to shift the position of the start of even field edge of the FIELD signal output by the CP core This register stores a signed value in a 2's complement format. START_FE[3:0] the number of lines by which the start of the even fields edge of the FIELD signal is shifted (e.g. 0x0D corresponds to a shift of 3 lines toward the active video, 0x05 corresponds to a shift of 5 line away from the active video).  0x0 - Default value.  0x0 to 0x7 - The edge of the FIELD signal corresponding to the start of the even field is shifted toward the active video.  0x8 to 0xF - The trailing of the FIELD signal corresponding to the start of the even field is shifted away from the active video.
START_F	1	R/W
0x80	0000 <u>0000</u>	A control to shift the position of the start of odd field edge of the FIELD signal output by the CP core This register stores a signed value in a 2's complement format. START_FO[3:0] the number of lines by which the start of the odd fields edge of the FIELD signal is shifted (e.g. 0x0D corresponds to a shift of 3 lines toward the active video, 0x05 corresponds to a shift of 5 line away from the active video).  0x0 - Default value.  0x0 to 0x7 - The edge of the FIELD signal corresponding to the start of the odd field is shifted toward the active video.  0x8 to 0xF - The trailing of the FIELD signal corresponding to the start of the odd field is shifted away from the active video.
CH1_TR	IG_STDI	R/W
0x86	00001 <u>0</u> 11	Trigger synchronization source and polarity detector for sync channel 1 STDI. A 0 to 1 transition in this bit restarts the auto-sync detection algorithm. This is not a self-clearing bit and must be set to 0 to prepare for next trigger.  0 - Default value - transition 0 to 1 restarts auto-sync detection algorithm  1 - Transition 0 to 1 restarts auto-sync detection algorithm
CH1 ST	L DI_CONT	1 - Transition 0 to 1 restarts auto-sync detection algorithm   R/W
0x86	000010 <u>1</u> 1	A control to set the synchronization source polarity detection mode for sync channel 1 STDI.
		0 - sync channel 1 STDI works in one-shot mode (triggered by a 0 to 1 transition on the CH1_TRIG_STDI bit) 1 - sync channel 1 STDI works in continuous mode

Reg	Bits	Description	
	TART_EVEN[3:0]		R/W
0x88	<u>0000</u> 0000	A control to vary the start position of the VBI region in even field. This register stores a signed value represented complement format. The unit of DE_V_START_EVEN[9:0] is one pixel clock.	d in a 2's
		Range8 to +7 lines	
	ND_EVEN[3:0]		R/W
0x88	0000 <u>0000</u>	A control to vary the position of the end of the VBI region in even field. This register stores a signed value repre 2's complement format. The unit of DE_V_END_EVEN[9:0] is one pixel clock.	sented in a
CT4.DT \	(6. 5) (5) (6. 6)	Range8 to +7 lines	1 5 4 4
	/S_EVEN[3:0]	A control to shift the position of the leading edge of the Vsync output by the CP core. This register stores a sign	R/W
0x89	<u>0000</u> 0000	in a 2's complement format. START_VS_EVEN[3:0] is the number of lines by which the leading edge of the Vsyn (e.g. 0x0F corresponds to a shift by 1 line toward the active video, 0x01 corresponds to a shift of 1 line away fro active video).  0x0 to 0x7 - The leading edge of the even Vsync is shifted toward the active video.  0x8 to 0xF - The leading edge of the even Vsync is shifted away from the active video.	c is shifted
END VS	EVEN[3:0]	Toxo to oxr - The leading edge of the even vsylic is stillted away from the active video.	R/W
0x89	00000000	A control to shift the position of the trailing edge of the Vsync output by the CP core. This register stores a signa 2's complement format. SEND_VS_EVEN[3:0] is the number of lines by which the trailing edge of the Vsync is (e.g. 0x0F corresponds to a shift of 1 line toward the active video, 0x01 corresponds to a shift of 1 line away from active video).  0x0 to 0x7 - The trailing edge of the even Vsync is shifted toward the active video.  0x8 to 0xF - The trailing edge of the even Vsync is shifted away from the active video.	ed value in shifted
DE_H_S	TART[9:0]		R/W
0x8B 0x8D	0100 <u>00</u> 00 <u>00000000</u>	A control to vary the leading edge position of the DE signal output by the CP core. This register stores a signed 2's complement format. The unit of DE_H_START[9:0] is one pixel clock.	value in a
DE_H_E	ND[0:0]	0x3FF1 pixel of shift 0x000 - Default value (no shift) 0x001 - +1 pixel of shift 0x1FF - +511 pixels	R/W
0x8B	01000000	A control to vary the trailing edge position of the DE signal output by the CP core. This register stores a signed	
0x8C	00000000	2's complement format. The unit of DE_H_END[9:0] is one pixel clock.  0x200512 pixels of shift 0x3FF1 pixel of shift 0x000 - Default value (no shift) 0x001 - +1 pixel of shift 0x1FF - +511 pixels	
DE_V_S	TART[3:0]		R/W
0x8E	0000	A control to vary the start position of the VBI region. This register stores a signed value represented in a 2's comformat. The unit of DE_V_START[9:0] is one line.  10008 lines of shift 11111 line of shift 0000 - Default 0001 - +1 line of shift 0111 - +7 lines of shift	
DE_V_EI		A control to work the position of the and of the VDI are in This are interested at the control of the CDI are in the control of the control o	R/W
0x8E	0000 <u>0000</u>	A control to vary the position of the end of the VBI region. This register stores a signed value represented in a 2 complement format. The unit of DE_V_START[9:0] is one line.  10008 lines of shift 11111 line of shift 0000 - Default 0001 - +1 line of shift 0111 - +7 lines of shift	'S
	_LL[10:0]		R/W
0x8F 0x90	01000 <u>000</u> 00000000	Free run line length in number of crystal clock cycles in one line of video for sync channel 1 STDI. This register s be programmed video standards that are not supported by PRIM_MODE[3:0] and VID_STD[5:0].  0x000 - Internal free run line length is decoded from PRIM_MODE[3:0] and VID_STD[5:0].	hould only
		All other values - Number of crystal clocks in the ideal line length. Used to enter or exit free run mode.	

Reg	Bits	Description	
INTERLA			R/W
0x91	0 <u>1</u> 000000	Sets the interlaced/progressive mode of the incoming video processed in CP mode.	
		0 - The CP core expects video mode is progressive	
		1 - the CP core expects video mode is interlaced	
CH1_LCI	F[11:0]		R
0xA3	0000 <u>0000</u>	A readback for the sync channel 1 Line Count in a Field Number of lines between two VSyncs measured on syn	c channel
0xA4	00000000	1. The readback from this field is valid if CH1_STDI_DVALID is high.	
		xxxxxxxxxx - Readback value	
CD ICOI	UNT_MAX[11:0]	XXXXXXXXXX - REAUDACK Value	R/W
0xAB	00000000	Manual value for total number of lines in a frame expected by the CP core. CP_LCOUNT_MAX[11:0] is an unsign	
0xAC	00000000	This register is used for manual configuration of the free run feature. The value programmed in this register is used also for sync channel 1. The value programmed in this register is used also for sync channel 2 if CH2_FR_FIELD_LENGTH to 0x000.	sed for
		0x000 - Ideal number of lines per frame is decoded from PRIM_MODE[3:0] and VID_STD[5:0] for sync char All other values - Use the programmed value as ideal number of lines per frame in free run decision for sy channel 1.	
CH1_STI	DI_DVALID		R
0xB1	<u>0</u> 0000000	This bit is set when the measurements performed by sync channel 1 STDI are completed. High level signals valing CH1_BL, CH1_LCF, CH1_LCVS, CH1_FCL, and CH1_STDI_INTLCD parameters. To prevent false readouts, especial signal acquisition, CH1_SDTI_DVALID only goes high after four fields with same length are recorded. As a result	ly during
		measurements can take up to five fields to finish.  0 - Sync channel 1 STDI measurement are not valid	
		1 - Sync channel 1 STDI measurement are valid	
	DI_INTLCD		R
0xB1	0 <u>0</u> 000000	Interlaced vs. progressive mode detected by sync channel 1 STDI. The readback from this register is valid if CH1_STDI_DVALID is high.	
		0 - Indicates a video signal on sync channel 1 with non interlaced timing. 1 - Indicates a signal on sync channel 1 with interlaced timing.	
CH1_BL[			R
0xB1 0xB2	00 <u>000000</u> 00000000	A readback for the Block Length for sync channel 1. Number of crystal cycle cycles in a block of eight lines of inc video. This readback is valid if CH1_STDI_DVALID is high.	coming
		xxxxxxxxxxxx - Readback value	
CH1_LC\			R
0xB3	00000000	A readback for the sync channel 1 Line Count in a VSync. Number of lines in a VSync period measured on sync of The readback from this field is valid if CH1_STDI_DVALID is high.	channel 1.
		xxxxx - Readback value	
CH1_FCI			R
0xB8 0xB9	000 <u>00000</u> 00000000	A readback for the sync channel 1 Field Count Length Number of crystal clock cycles between successive VSync measured by sync channel 1 STDI or in 1/256th of a field. The readback from this field is valid if CH1_STDI_DVAL	
		xxxxxxxxxxx - Readback value	
	RUN_MODE		R/W
0xBA	000000 <u>0</u> 1	A control to configure the free run feature in HDMI mode.	
		0 - HDMI free run mode 0. The part free runs when the TMDS clock is not detected on the selected HDMI 1 - HDMI free run mode 1. The CP core free runs when the TMDS clock is not detected on the selected HD or it the video resolution of HDMI stream processed by the part does not match the video resolution progin PRIM_MODE[3:0] and VID_STD[5:0].	MI port grammed
	RUN_EN		R/W
0xBA	0000000 <u>1</u>	A control to enable free run in HDMI mode.  0 - Disable the free run feature in HDMI mode	
		1 - Enable the free run feature in HDMI mode	
DLY_A		1 - Linable the nee full leature in Fidwi Mode	R/W
0xBE	<u>0</u> 0000000	A control to delay the data on channel A by one pixel clock cycle.	1.1/ **
		1 - Delay the data of channel A by 1 pixel clock cycle	
		0 - Do not delay the data of channel A	

Reg	Bits	Description	
DLY_B			R/W
0xBE	0 <u>0</u> 000000	A control to delay the data on channel B by one pixel clock cycle.	
		1 - Delay the data of channel B by 1 pixel clock cycle 0 - Do not delay the data of channel B	
DLY_C		,	R/W
0xBE	00 <u>0</u> 00000	A control to delay the data on channel C by one pixel clock cycle.	
	_	1 - Delay the data of channel C by 1 pixel clock cycle	
		0 - Do not delay the data of channel C	I 5 444
	Γ_ALIGN_ADJ[4:0]		R/W
0xBE 0xBF	000000 <u>00</u> 00010010	Manual adjustment for internally generated hcount offset. This register allows an adjustment of 15 pixels to the the right. The MSB sets the direction (left or right) and the 4 LSBs set the number of pixels to move. This is an ur control.  00000 - Default value	
CD DEE	_COL_MAN_VAL	00000 - Delault value	R/W
OxBF	00010 <b>0</b> 10	A control to enable manual selection of the color used when the CP core free runs.	N/ VV
UXDF	00010 <u>0</u> 10	A control to enable manual selection of the color used when the CP core free runs.	
		0 - Uses default color blue	
		1 - Outputs default colors as given in CP_DEF_COL_CHA, CP_DEF_COL_B and CP_DEF_COL_C	
CD DEE	_COL_AUTO	The outputs default colors as given in ci_bti_cot_citA, ci_bti_cot_b and ci_bti_cot_c	R/W
0xBF	00010010	A control to enable the insertion of default color when the CP free runs.	I IT/ VV
UXDI	000100 <u>1</u> 0	A control to enable the insertion of default color when the CF free fulls.	
		0 - Disable automatic insertion of default color	
		1 - Output default colors when the CP free runs	
CD FOR	L CE_FREERUN	1 - Output delauit colors when the Criffee runs	R/W
0xBF	0001001 <b>0</b>	A control to force the CP to free run.	N/ VV
UXDF	0001001 <u>0</u>	A control to force the CF to free full.	
		0 - Do not force the CP core free run. 1 - Force the CP core to free run.	
DEF CO	L_CHA[7:0]		R/W
0xC0	00000000	A control the set the default color for channel A. To be used if CP_DEF_COL_MAN_VAL is 1.	1,9.11
on co	<u> </u>	7	
		0x00 - Default value	
DEF CO	L_CHB[7:0]		R/W
0xC1	00000000	A control to set the default color for channel B. To be used if CP_DEF_COL_MAN_VAL is 1	
		0x00 - Default value	
DEF CO	L_CHC[7:0]		R/W
0xC2	00000000	A control to set the default color for channel C. To be used if CP_DEF_COL_MAN_VAL is 1	
0.1.02	3000000		
		0x00 - Default value	
SWAP_S	PLIT AV		R/W
0xC9	00101 <u>1</u> 00	A control to swap the Luma and Chroma AV codes in DDR modes	1,9,11
		The state of the state and	
		0 - Swap the Luma and Chroma AV codes in DDR mode	
		1 - Do not swap the Luma and Chroma AV codes in DDR mode	
DIS AUT	O_PARAM_BUFF		R/W
0xC9	0010110 <u>0</u>	A control to disable the buffering of the timing parameters used for free run in HDMI mode.	
		0 - Buffer the last measured parameters in HDMI mode used to determine video resolution the part free r	runs into.
		1 - Disable the buffering of measured parameters in HDMI mode. Free run standard determined by PRIM_MODE[3:0], VID_STD[5:0] and V_FREQ[2:0]	
HDMI C	P_LOCK_THRESH		R/W
0xCB	011000 <u>00</u>	Locking time of filter used for buffering of timing parameters in HDMI mode.	
	_		
		00 - Slowest locking time	
		01 - Medium locking time	
		10 - Fastest locking time	
		11 - Fixed step size of 0.5 pixel	
HDMI C	P_AUTOPARM_LC		R
0xE0	0 <u>0</u> 000000	A readback to report the lock status of the parameter buffering in HDMI mode	
-		· · · · · · · · · · · · · · · · · · ·	
		0 - The parameter buffering block has not lock to the synchronization signal from the HDMI core.  1 - The parameter buffering block has lock to the synchronization signal from the HDMI core.	
	I	1	

Reg	Bits	Description	
	AUTOPARM_STS[1:		R
0xE0	00 <u>00</u> 0000	CP status for HDMI mode	
		00. The CD is free running with asserting to timing never programmed in DDIM MODE and VID STE	`
		00 - The CP is free running with according to timing parameters programmed in PRIM_MODE and VID_STE 01 - The timing buffer filter has locked to the HDMI input	,
		10 - The tilling buller liker has locked to the HDMI buffered parameters	
		11 - Reserved	
CRC_EN	IABI F	TT NESERVEU	R/W
0xF2	00000 <u>1</u> 00	A control to configure the CSC check for CGMS data validation. The CRC checksum can be used validate the CGM	
1	_	sequence.	
1		1 - Enable CRC checking. CGMSD bit goes high to indicate a valid checksum. ADI recommended setting.	
CILL EL		0 - Disable CRC checking. CGMSD bit goes high if the rising edge of the start bit is detected within a time v	
	_FR_THRESHOLD[		R/W
0xF3	11 <u><b>010</b></u> 100	Threshold for difference between input video field length and internally stored standard to enter and exit freeru	n.
		000 - Minimum difference to switch into free run is 36 lines. Maximum difference to switch out of free run i	is 31
		lines.	13 3 1
		001 - Minimum difference to switch into free run is 18 lines. Maximum difference to switch out of free run i	is 15
		lines.	
		010 - Minimum difference to switch into free run is 10 lines. Maximum difference to switch out of free run i	is 7 lines.
		011 - Minimum difference to switch into free run is 4 lines. Maximum difference to switch out of free run is	
		100 - Minimum difference to switch into free run is 51 lines. Maximum difference to switch out of free run i	is 46
		lines.	- 63
		101 - Minimum difference to switch into free run is 69 lines. Maximum difference to switch out of free run i lines.	15 03
		110 - Minimum difference to switch into free run is 134 lines. Maximum difference to switch out of free run	is 127
		lines.	113 127
		111 - Minimum difference to switch into free run is 263 lines. Maximum difference to switch out of free run	is 255
		lines.	
CH1_F_I	RUN_THR[2:0]		R/W
0xF3	11010 <u>100</u>	Free run threshold select for sync channel 1. Determines the horizontal conditions under which free run mode is	
		or left. The length of the incoming video line is measured based on the crystal clock and compared to an interna	lly stored
		parameter. The magnitude of the difference decides whether or not sync channel 1 will enter free run mode.	
		000 - Minimum difference to switch into free run is 2. Maximum difference to switch out of free run is 1.	
		001 - Minimum difference to switch into free run is 256. Maximum difference to switch out of free run is 20	0.
		010 - Minimum difference to switch into free run is 128. Maximum difference to switch out of free run is 11	
		011 - Minimum difference to switch into free run is 64. Maximum difference to switch out of free run is 48.	
		100 - Minimum difference to switch into free run is 32. Maximum difference to switch out of free run is 24.	
		101 - Minimum difference to switch into free run is 16. Maximum difference to switch out of free run is 12.	
		110 - Minimum difference to switch into free run is 8. Maximum difference to switch out of free run is 6.	
CCC CO	TEE CEL DD(2.01	111 - Minimum difference to switch into free run is 4. Maximum difference to switch out of free run is 3.	0
0xF4	DEFF_SEL_RB[3:0]	Pandhack of the CDCCC conversion when configured in automatic made	R
UXF4	0000	Readback of the CP CSC conversion when configured in automatic mode	
		0000 - CSC is bypassed	
		0001 - YPbPr 601 to RGB	
		0011 - YPbPr 709 to RGB	
		0101 - RGB to YPbPr 601	
		0111 - RGB to YPbPr 709	
		1001 - YPbPr 709 to YPbPr 601	
		1010 - YPbPr 601 to YPbPr 709	
		1111 - CSC in manual mode xxxx - Reserved	
BYPASS	STDI1_LOCKING	AAAA NEGELYEU	R/W
0xF5	00000000	Bypass STDI locking for sync channel 1	11,777
<del>-</del>			
		0 - Update CH1_BL, CH1_LCF and CH1_LCVS only the sync channel 1 STDI locks and CH1_STDI_DVALID is s	set to 1
		1 - Update CH1_BL, CH1_LCF,CH1_LCVS from the sync channel 1 STDI as they are measured	
CP_FREE			R
0xFF	000 <u>0</u> 0000	Component processor freerun status	
		0 - The CP is not free running	
		1 - The CP is free running	
		1. The c. Directaining	

## 2.7 CEC

Reg	Bits	Description	
			R/W
0x00	00000000	Header block in the transmitted frame	
CFC TX	_ _FRAME_DATA0[7	-∩]	R/W
0x01	00000000	Opcode block in the transmitted frame	11/ 77
07101		a production in the daily manie	
CEC TV	FDANAE DATA157		D ///
0x02	_FRAME_DATA1[7 00000000	Operand 1 in the transmitted frame	R/W
0X02	00000000	Operation in the transmitted frame	
	_FRAME_DATA2[7		R/W
0x03	00000000	Operand 2 in the transmitted frame	
CEC_TX_	_FRAME_DATA3[7		R/W
0x04	00000000	Operand 3 in the transmitted frame	
CEC_TX	_FRAME_DATA4[7	:0]	R/W
0x05	00000000	Operand 4 in the transmitted frame	
CFC TX	_ _FRAME_DATA5[7	-ni	R/W
0x06	00000000	Operand 5 in the transmitted frame	11/ 77
07100	<u> </u>		
CEC TV	FDAME DATACE		D ///
	_FRAME_DATA6[7		R/W
0x07	00000000	Operand 6 in the transmitted frame	
	_FRAME_DATA7[7		R/W
0x08	00000000	Operand 7 in the transmitted frame	
CEC_TX_	_FRAME_DATA8[7		R/W
0x09	00000000	Operand 8 in the transmitted frame	
CEC_TX_	_FRAME_DATA9[7	:0]	R/W
0x0A	00000000	Operand 9 in the transmitted frame	•
CFC TX	_ _FRAME_DATA10[	 	R/W
0x0B	00000000	Operand 10 in the transmitted frame	10,00
CEC TV	FDAME DATA11	7.01	D/M
0x0C	_FRAME_DATA11[ 00000000	Operand 11 in the transmitted frame	R/W
UXUC	00000000	Operation in the transmitted traine	
	_FRAME_DATA12[		R/W
0x0D	00000000	Operand 12 in the transmitted frame	
	_FRAME_DATA13[		R/W
0x0E	00000000	Operand 13 in the transmitted frame	
CEC_TX	_FRAME_DATA14[	7:0]	R/W
0x0F	00000000	Operand 14 in the transmitted frame	
CEC TV	_ _Frame_length	[4:n]	R/W
0x10	000 <u>00000</u>	[4:0] Message size of the transmitted frame. This is the number of byte in the outgoing message including the heade	
OXIO	000000	message size of the transmitted frame. This is the frame of byte in the outgoing message including the neade	
		xxxxx - Total number of bytes (including header byte) to be sent	
	1	, 20 20 20 20 20 20 20 20 20 20 20 20 20	

Reg	Bits	Description	
	_ENABLE		R/W
0x11	0000000 <u>0</u>	This bit enables the TX section. When set to 1 it initiates the start of transmission of the message in the outgoir message buffer. When the message transmission is completed this bit is automatically reset to 0. If it is manuall during a message transmission it may terminate the transmission depending on what stage of the transmission has been reached. If the message transmission is sill in the 'signal free time' stage the message transmission wi terminated. If data transmission has begun then the transmission will continue until the message is fully sent, of error condition occurs.	y set to 0 n process II be
		0 - Transmission mode disabled 1 - Transmission mode enabled and message transmission started	
CEC_TX	_RETRY[2:0]	<u>-</u>	R/W
0x12	0 <u>001</u> 0011	The number of times the CEC TX should try to retransmit the message if an error condition is encountered. Per spec this value should not be set to a value greater than 5.	the CEC
		001 - Try to retransmit the message 1 time if an error occurs  xxx - Try to retransmit the message xxx times if an error occurs	
CEC DE	TRY_SFT[3:0]	xxx - Try to retransmit the message xxx times if an error occurs	R/W
0x12	0001 <u>0011</u>	Signal Free Time of periods for retransmission retry. This parameter should be set to a value equal to or greater and strictly less than 5.	-
CEC_TX	_SFT[3:0]		R/W
0x13	<u>0101</u> 0111	Signal Free Time if the device is a new initiator. This parameter should be set to a value equal to or greater than strictly less than 7.	5 and
CEC_TX	_SFT[3:0]		R/W
0x13	0101 <u>0111</u>	Signal Free Time if the device transmits a next frame immediately after its previous frame. This parameter shou a value equal to or greater than 7 and strictly less than 10.	ld be set to
	_LOWDRIVE_COL	UNTER[3:0]	R
0x14	<u>0000</u> 0000	The number of times that the LOWDRIVE error condition was encountered while trying to send the current me register is reset to 0b0000 when CEC_TX_ENABLE is set to 1.	ssage. This
		0000 - No error condition XXXX - The number of times the LOWDRIVE error condition was encountered	
	_NACK_COUNTE		R
0x14	0000 <u>0000</u>	The number of times that the NACK error condition was encountered while trying to send the current message register is reset to 0b0000 when CEC_TX_ENABLE is set to 1.	. This
CEC DII	F0_RX_FRAME_H	0000 - No error condition  XXXX - The number of times the NACK error condition was encountered	R
0x15	00000000	Header block of the received frame stored in receiver frame buffer 0.	l u
	F0_RX_FRAME_[		R
0x16	00000000	Opcode block of the received frame stored in receiver frame buffer 0	
CEC DII	FO DV FDAME I	DATA 1 [7,0]	I n
0x17	F0_RX_FRAME_[ 00000000	Operand 1 of the received frame stored in receiver frame buffer 0	R
UX17	00000000	Operation for the received frame stored infreceiver frame buller o	
CEC DII	FO DV FDAME I	NATA 2(7.0)	I 0
0x18	F0_RX_FRAME_[ 00000000	Operand 2 of the received frame stored in receiver frame buffer 0	R
UXIO	0000000	Operand 2 of the received frame stored in receiver frame burier o	
CEC_BU	 F0_RX_FRAME_[	L DATA3[7:0]	R
0x19	00000000	Operand 3 of the received frame in receiver frame buffer 0	•
CEC_BU	F0_RX_FRAME_[	DATA4[7:0]	R
0x1A	00000000	Operand 4 of the received frame stored in receiver frame buffer 0	•
CEC_BU	F0_RX_FRAME_[	DATA5[7:0]	R
0x1B	00000000	Operand 5 of the received frame stored in receiver frame buffer 0	
CEC_BU	 F0_RX_FRAME_[		R
0x1C	00000000	Operand 6 of the received frame stored in receiver frame buffer 0	

Reg	Bits	Description	
CEC_BU	F0_RX_FRAME_D		R
0x1D	00000000	Operand 7 of the received frame stored in receiver frame buffer 0	
CEC_BU	F0_RX_FRAME_D		R
0x1E	00000000	Operand 8 of the received frame stored in receiver frame buffer 0	
CEC_BU	F0_RX_FRAME_D	ATA9[7:0]	R
0x1F	00000000	Operand 9 of the received frame stored in receiver frame buffer 0	
CEC BU	F0_RX_FRAME_D	T ATA 10[7:0]	R
0x20	00000000	Operand 10 of the received frame stored in receiver frame buffer 0	
CEC BU	F0_RX_FRAME_D	ATA11[7:0]	R
0x21	00000000	Operand 11 of the received frame stored in receiver frame buffer 0	
CFC BU	F0_RX_FRAME_D		R
0x22	00000000	Operand 12 of the received frame stored in receiver frame buffer 0	1.
CEC BII	 F0_RX_FRAME_D	 ATA13[7:0]	R
0x23	00000000	Operand 13 of the received frame stored in receiver frame buffer 0	11
3,23	200000	The state of the received name stated in receiver name stated of	
CEC DI	EO DY FRANCE D	ATA14[7:0]	D
0x24	F0_RX_FRAME_D	Operand 14 of the received frame stored in receiver frame buffer 0	R
0,724	00000000	Operation 14 of the received frame stored in receiver frame buller 0	
65.6 DII	50 01/ 50445 45		
0x25	F0_RX_FRAME_LE	xxxxx - The total number of bytes (including header byte) that were received into buffer 0	R
UXZJ	000 <u>0000</u>	XXXXX - The total number of bytes (including header byte) that were received into buller o	
0x27	GICAL_ADDRESS_ 00010000	MASK[2:0]   Logical Address mask of the CEC logical devices. Up to 3 logical devices are supported. When the mask bits are s	R/W
UXZI	0001	particular logical device, the logical device is enabled and messages whose destination address matches that of	
		selected logical address will be accepted.	
		[4] - mask bit for logical device 0	
		[5] - mask bit for logical device 1	
CFC FRI	 ROR_REPORT_MO	[6] - mask bit for logical device 2	R/W
0x27	0001 <u>0</u> 000	Error report mode	11/ 44
07.27			
		0 - Only report short bit period errors	
		1 - Report both short and long bit period errors	
	ROR_DET_MODE	Financial de la companya de la compa	R/W
0x27	00010 <u>0</u> 00	Error detection mode	
		0 - If any short bit period error, except for start bit, is detected, the CEC controller immediately drives the	CEC line
		low for 3.6ms	
		1 - If a short bit period is detected in the data block where the destination is the CEC section or a target C	EC
		device, the CEC controller immediately drives the CEC line low for 3.6ms	
	RCE_NACK		R/W
0x27	000100 <u>0</u> 0	Force NO-ACK Control Setting this bit forces the CEC controller not acknowledge any received messages.	
		0 - Acknowledge received messages	
		1 - Do not acknowledge received messages	
CEC FO	RCE_IGNORE	1 . 20ot demioritedge received incodeges	R/W
0x27	0001000 <u>0</u>	Force Ignore Control. Setting this bit forces the CEC controller to ignore any directly addressed messages. Norm	
	_	operation should be kept for the broadcast message	
		0 - Do not ignore directly address messages	
CEC 10	CICAL ADDRESS	1 - Ignore any directly addressed message	D/M
	GICAL_ADDRESS1	[3:0]   Logical address 1 - this address must be enabled by setting CEC_LOGICAL_ADDRESS_MASK[1] to 1	R/W
0x28	<u>1111</u> 1111	Logical address 1 - this address must be enabled by setting CEC_LOGICAL_ADDRESS_MASK[1] to 1	
		1111 - Default value	
	1		
		xxxx - User specified logical address	

Reg	Bits	Description	
	GICAL_ADDRESSO	[3:0]	R/W
0x28	1111 <u>1111</u>	Logical address 0 - this address must be enabled by setting CEC_LOGICAL_ADDRESS_MASK[0] to 1	
		1111 - Default value	
		xxxx - User specified logical address	
	GICAL_ADDRESS2		R/W
0x29	0000 <u>1111</u>	Logical address 2 - this address must be enabled by setting CEC_LOGICAL_ADDRESS_MASK[2] to 1	
		1111 - Default value	
		xxxx - User specified logical address	
	WER_UP	D. W. L. COTC. L. L.	R/W
0x2A	0011111 <u>0</u>	Power Mode of CEC module	
		0 - Power down the CEC module	
		1 - Power up the CEC module	
CEC_GL 0x2B	ITCH_FILTER_CTRI	_[5:0] The CEC input signal is sampled by the input clock (XTAL clock). CEC_GLITCH_FILTER_CTRL specifies the minim	R/W
UX2B	00 <u>000111</u>	width requirement in input clock cycles. Pulses of widths less than the minimum specified width are considere	
		and will be removed by the filter.	a gireries
		000000 - Disable the glitch filter 000001 - Filter out pulses with width less than 1 clock cycle	
		000010 - Filter out pulses with width less than 2 clock cycles	
		000111 - Filter out pulses with width less than 7 clock cycles	
		 111111 - Filter out pulses with width less than 63 clock cycles	
CEC_CL	R_RX_RDY2	THE THE OUT PUISES WITH WIGHT ESS THAT OS CIOCK CYCLES	SC
0x2C	0000 <u>0</u> 000	Clear control for CEC_RX_RDY2	
		O. Datain the value of the CEC. BV DDV2 flow	
		0 - Retain the value of the CEC_RX_RDY2 flag 1 - Clear the value of the CEC_RX_RDY2 flag	
CEC_CL	R_RX_RDY1		SC
0x2C	00000 <u>0</u> 00	Clear control for CEC_RX_RDY1	
		0 - Retain the value of the CEC_ RX_RDY1 flag	
		1 - Clear the value of the CEC_RX_RDY1 flag	
CEC_CL	R_RX_RDY0		SC
0x2C	000000 <u>0</u> 0	Clear control for CEC_RX_RDY0	
		0 - Retain the value of the CEC_RX_RDY0 flag	
		1 - Clear the value of the CEC_RX_RDY0 flag	
	FT_RESET		SC
0x2C	0000000 <u>0</u>	CEC module software reset.	
		0 - No function	
		1 - Reset the CEC module	
	S_AUTO_MODE	A control to the transfer of the control of the con	R/W
0x4C	00000 <u>0</u> 00	A control to disable the automatic CEC power up feature when in chip powerdown mode.	
		0 - Automatic power up feature enabled	
		1 - Automatic power up feature disabled	
	F2_TIMESTAMP[1:		R
0x53	00 <u><b>00</b></u> 0000	Time stamp for frame stored in receiver frame buffer 2. This can be used to determine which frame should be r from the receiver frame buffers.	ead next
		00 - Invalid timestamp, no frame is available in this frame buffer	
		01 - Of the frames currently buffered, this frame was the first to be received 10 - Of the frames currently buffered, this frame was the second to be received	
		11 - Of the frames currently buffered, this frame was the second to be received	
CEC_BU	F1_TIMESTAMP[1:	0]	R
0x53	0000 <u>00</u> 00	Time stamp for frame stored in receiver frame buffer 1. This can be used to determine which frame should be r from the receiver frame buffers.	ead next
		00 - Invalid timestamp, no frame is available in this frame buffer	
		01 - Of the frames currently buffered, this frame was the first to be received	
		10 - Of the frames currently buffered, this frame was the second to be received	
		11 - Of the frames currently buffered, this frame was the third to be received	

Reg	Bits	Description	
	F0_TIMESTAMP[1	•	R
0x53	00000000	Time stamp for frame stored in receiver frame buffer 0. This can be used to determine which frame sho from the receiver frame buffers.	
		00 - Invalid timestamp, no frame is available in this frame buffer 01 - Of the frames currently buffered, this frame was the first to be received	
		10 - Of the frames currently buffered, this frame was the second to be received 11 - Of the frames currently buffered, this frame was the third to be received	
CEC_BU	F1_RX_FRAME_H		R
0x54	00000000	Header block of the received frame in receiver frame buffer 1	·
	F1_RX_FRAME_D		R
0x55	00000000	Opcode block of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x56	00000000	Operand 1 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x57	00000000	Operand 2 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x58	00000000	Operand 3 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D		R
0x59	00000000	Operand 4 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D		R
0x5A	00000000	Operand 5 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D		R
0x5B	00000000	Operand 6 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x5C	00000000	Operand 7 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x5D	00000000	Operand 8 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x5E	00000000	Operand 9 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x5F	00000000	Operand 10 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x60	00000000	Operand 11 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x61	00000000	Operand 12 of the received frame in receiver frame buffer 1	
	F1_RX_FRAME_D		R
0x62	00000000	Operand 13 of the received frame in receiver frame buffer 1	
CEC_BU	F1_RX_FRAME_D		R
0x63	00000000	Operand 14 of the received frame in receiver frame buffer 1	·
CEC_BU	l F1_RX_FRAME_LI	L ENGTH[4:0]	R
0x64	000 <u>00000</u>	xxxxx - The total number of bytes (including header byte) that were received into buffer 1	
	I .	112	

Reg	Bits	Description	
	F2_RX_FRAME_I		R
0x65	00000000	Header block of the received frame in receiver frame buffer 2	T C
OXOS	0000000	Treader block of the received frame infreceiver frame barier 2	
CEC DI	F2 DV FD4445		
	F2_RX_FRAME_I		R
0x66	00000000	Opcode block of the received frame in receiver frame buffer 2	
	F2_RX_FRAME_		R
0x67	00000000	Operand 1 of the received frame in receiver frame buffer 2	
CEC_BUI	F2_RX_FRAME_	DATA2[7:0]	R
0x68	00000000	Operand 2 of the received frame in receiver frame buffer 2	
CEC BUI	F2_RX_FRAME_I	DATA3[7:0]	R
0x69	00000000	Operand 3 of the received frame in receiver frame buffer 2	
CEC BIII	 F2_RX_FRAME_		R
0x6A	00000000	Operand 4 of the received frame in receiver frame buffer 2	II.
OXOTT	0000000	operand for the received name infreceiver name baner 2	
CEC 0111	50 004 50445		
	F2_RX_FRAME_I	Operand 5 of the received frame in receiver frame buffer 2	R
0x6B	00000000	Operand 5 of the received frame in receiver frame buffer 2	
CEC_BUI	F2_RX_FRAME_		R
0x6C	00000000	Operand 6 of the received frame in receiver frame buffer 2	
CEC_BUI	F2_RX_FRAME_	DATA7[7:0]	R
0x6D	00000000	Operand 7 of the received frame in receiver frame buffer 2	
CFC BUI	F2_RX_FRAME_I		R
0x6E	00000000	Operand 8 of the received frame in receiver frame buffer 2	
CEC BIII	 F2_RX_FRAME_		R
0x6F	00000000	Operand 9 of the received frame in receiver frame buffer 2	IV
OXOI	00000000	Operand 7 of the received frame infreceiver frame baner 2	
	F2_RX_FRAME_I		R
0x70	00000000	Operand 10 of the received frame in receiver frame buffer 2	
CEC_BUI	F2_RX_FRAME_		R
0x71	00000000	Operand 11 of the received frame in receiver frame buffer 2	
CEC_BUI	F2_RX_FRAME_		R
0x72	00000000	Operand 12 of the received frame in receiver frame buffer 2	
CEC BUI	I F2_RX_FRAME_I	DATA13[7:0]	R
0x73	00000000	Operand 13 of the received frame in receiver frame buffer 2	
CFC RIII	 F2_RX_FRAME_		R
0x74	00000000 00000000	Operand 14 of the received frame in receiver frame buffer 2	11
UA/ T		Specials . For the received name in receiver nume builting	
CEC DI	F2 DV F2445	ENCTURA 01	
	F2_RX_FRAME_I		R
0x75	000 <u>00000</u>	xxxxx - The total number of bytes (including header byte) that were received into buffer 2	
CEC_RX			R
0x76	00000 <u>0</u> 00	CEC_RX_RDY2 flags that a CEC frame has been received and is waiting to be read in receiver frame buffer 2. Th	is flag must
		be cleared via CEC_CLR_RX_RDY2 before another message can be received in receiver frame buffer 2.	
		0 - No CEC frame available in buffer 2	
		L V - DOVEN HADDE AVAIJADIE III DUDEL /	
		1 - A CEC frame is available in buffer 2	

Reg	Bits	Description	
CEC_RX			R
0x76	000000 <u>0</u> 0	CEC_RX_RDY1 flags that a CEC frame has been received and is waiting to be read in receiver frame buffer 2. This be cleared via CEC_CLR_RX_RDY1 before another message can be received in receiver frame buffer 1.	flag must
		0 - No CEC frame available in buffer 1 1 - A CEC frame is available in buffer 1	
CEC_RX	_RDY0		R
0x76	0000000 <u>0</u>	CEC_RX_RDY0 flags that a CEC frame has been received and is waiting to be read in receiver frame buffer 2. This be cleared via CEC_CLR_RX_RDY0 before another message can be received in receiver frame buffer 0.  0 - No CEC frame available in buffer 0	flag must
		1 - A CEC frame is available in buffer 0	
CEC_USI 0x77	0000000 <b>0</b>	Control to anable supplementary receiver frame buffers	R/W
0.77	0000000 <u>0</u>	O - Use only buffer 0 to store CEC frames	
CEC MA	VE 000000017.0	1 - Use all 3 buffers to stores the CEC frames	DAM
	KE_OPCODE0[7:0]	J CEC_WAKE_OPCODE0 This value can be set to a CEC opcode that requires a response. On receipt of this opcode	R/W
0x78	01101101	generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.	
		01101101 - POWER ON	
CEC MAIA	NE ODCODE413 0	xxxxxxxx - User specified OPCODE to respond to	D/M/
0x79	KE_OPCODE1[7:0] 10001111	CEC_WAKE_OPCODE1 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.	
		10001111 - GIVE POWER STATUS xxxxxxxx - User specified OPCODE to respond to	
CEC_WA	KE_OPCODE2[7:0]		R/W
0x7A	10000010	CEC_WAKE_OPCODE2 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.  10000010 - ACTIVE SOURCE  xxxxxxxxx - User specified OPCODE to respond to	requires
	KE_OPCODE3[7:0]		R/W
0x7B	00000100	CEC_WAKE_OPCODE3 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.  00000100 - IMAGE VIEW ON	
SES 11/4	1/5 000005 1/5 0	xxxxxxxx - User specified OPCODE to respond to	I 5 544
	KE_OPCODE4[7:0]		the Pv
0x7C	00001101	CEC_WAKE_OPCODE4 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.	
		00001101 - TEXT VIEW ON	
CEC	NE OBSOBERS	xxxxxxxx - User specified OPCODE to respond to	DAM
Ox7D	KE_OPCODE5[7:0] 01110000	J CEC_WAKE_OPCODE5 This value can be set to a CEC opcode that requires a response. On receipt of this opcode	R/W
UX/D	31110000	generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.	
		01110000 - SYSTEM AUDIO MODE REQUEST xxxxxxxxx - User specified OPCODE to respond to	Lar
	KE_OPCODE6[7:0]		R/W
0x7E	01000010	CEC_WAKE_OPCODE6 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.	
		01000010 - DECK CONTROL xxxxxxxxx - User specified OPCODE to respond to	

Reg	Bits	Description	
CEC_WA	CEC_WAKE_OPCODE7[7:0]		
0x7F	01000001	CEC_WAKE_OPCODE7 This value can be set to a CEC opcode that requires a response. On receipt of this opcode generates an interrupt that can be used to alert the system that a CEC opcode of interest has been received and a response.  01000001 - PLAY	
		xxxxxxxx - User specified OPCODE to respond to	

## 3 INDEX

A1[12-0], 99 AUD\_INF\_LEN[7-0], 95 A2[12-0], 99 AUD\_INF\_PB[111-0], 91 AUD\_INF\_VERS[7-0], 95 A3[12-0], 99 A4[12-0], 99 AUD\_PACKET\_ID[7-0], 95 AC\_MSK\_CHNG\_PORT, 71 AUDIO\_C\_PCKT\_CLR, 45 AC\_MSK\_NEW\_CTS, 71 AUDIO\_C\_PCKT\_MB1, 46 AC\_MSK\_NEW\_N, 71 AUDIO\_C\_PCKT\_MB2, 45 AC\_MSK\_VCLK\_CHNG, 71 AUDIO\_C\_PCKT\_RAW, 43 AC\_MSK\_VCLK\_DET, 72 AUDIO\_C\_PCKT\_ST, 44 AC\_MSK\_VPLL\_UNLOCK, 71 AUDIO\_CH\_MD\_CLR, 45 ACP\_HEADER2[7-0], 96 AUDIO\_CH\_MD\_MB1, 46 ACP\_PACKET\_ID[7-0], 96 AUDIO\_CH\_MD\_MB2, 45 ACP\_PB[223-0], 93 AUDIO\_CH\_MD\_RAW, 43 ACP\_PCKT\_CLR, 41 AUDIO\_CH\_MD\_ST, 44 ACP\_PCKT\_MB1, 42 AUDIO\_CHANNEL\_MODE, 70 AUDIO\_DELAY\_LINE\_BYPASS, 71 ACP\_PCKT\_MB2, 42 ACP PCKT RAW, 39 AUDIO FIFO ALMOST EMPTY THRE ACP\_PCKT\_ST, 40 SHOLD[6-0], 71 AUDIO\_FIFO\_ALMOST\_FULL\_THRES ACP\_TYPE[7-0], 96 AINFO[7-0], 81 HOLD[6-0], 71 AKSV[39-0], 81 AUDIO\_FLT\_LINE\_CLR, 59 AKSV\_UPDATE\_A\_CLR, 62 AUDIO\_FLT\_LINE\_MB1, 60 AKSV\_UPDATE\_A\_MB1, 63 AUDIO\_FLT\_LINE\_MB2, 59 AKSV\_UPDATE\_A\_MB2, 62 AUDIO\_FLT\_LINE\_RAW, 57 AKSV UPDATE A RAW, 61 AUDIO FLT LINE ST, 58 AKSV\_UPDATE\_A\_ST, 61 AUDIO\_INFO\_CLR, 41 ALT\_DATA\_SAT, 32 AUDIO\_INFO\_MB1, 43 ALT\_GAMMA, 31 AUDIO\_INFO\_MB2, 42 ALT\_SAT\_UV, 99 AUDIO\_INFO\_RAW, 40 ALT\_SAT\_UV\_MAN, 98 AUDIO INFO ST, 41 AUDIO\_MODE\_CHNG\_CLR, 59 ALWAYS\_STORE\_INF, 76 AUDIO\_MODE\_CHNG\_MB1, 60 AN[63-0], 81 AUD\_INF\_CKS\_ERR\_CLR, 62 AUDIO\_MODE\_CHNG\_MB2, 59 AUDIO MODE CHNG RAW, 57 AUD INF CKS ERR MB1, 63 AUD\_INF\_CKS\_ERR\_MB2, 62 AUDIO\_MODE\_CHNG\_ST, 58 AUD\_INF\_CKS\_ERR\_RAW, 61 AUDIO\_MUTE\_SPEED[4-0], 71 AUD\_INF\_CKS\_ERR\_ST, 61 AUDIO\_PCKT\_ERR\_CLR, 55

AUDIO\_PCKT\_ERR\_MB1, 57 C4[12-0], 99 CABLE\_DET\_A\_CLR, 49 AUDIO\_PCKT\_ERR\_MB2, 56 AUDIO\_PCKT\_ERR\_RAW, 54 CABLE\_DET\_A\_MB1, 49 CABLE\_DET\_A\_MB2, 49 AUDIO\_PCKT\_ERR\_ST, 55 AUDIO\_PLL\_LOCKED, 69 CABLE\_DET\_A\_RAW, 49 AUDIO\_SAMPLE\_PCKT\_DET, 73 CABLE\_DET\_A\_ST, 49 AUTO\_HDCP\_MAP\_ENABLE, 82 CEC\_BUF0\_RX\_FRAME\_DATA0[7-0], AV INV F, 100 AV\_INV\_V, 100 CEC\_BUF0\_RX\_FRAME\_DATA1[7-0], AV MUTE, 69 108 AV\_MUTE\_CLR, 44 CEC\_BUF0\_RX\_FRAME\_DATA10[7-0], AV MUTE MB1, 46 109 AV MUTE MB2, 45 CEC BUFO RX FRAME DATA11[7-0], AV\_MUTE\_RAW, 43 109 CEC\_BUF0\_RX\_FRAME\_DATA12[7-0], AV\_MUTE\_ST, 44 AV\_POS\_SEL, 100 109 AVCODE INSERT EN, 33 CEC BUFO RX FRAME DATA13[7-0], AVI\_INF\_CKS\_ERR\_CLR, 62 109 AVI\_INF\_CKS\_ERR\_MB1, 63 CEC\_BUF0\_RX\_FRAME\_DATA14[7-0], AVI\_INF\_CKS\_ERR\_MB2, 62 109 CEC\_BUF0\_RX\_FRAME\_DATA2[7-0], AVI\_INF\_CKS\_ERR\_RAW, 61 AVI\_INF\_CKS\_ERR\_ST, 61 108 AVI\_INF\_LEN[7-0], 95 CEC\_BUF0\_RX\_FRAME\_DATA3[7-0], AVI\_INF\_PB[223-0], 91 108 AVI INF VERS[7-0], 95 CEC BUFO RX FRAME DATA4[7-0], AVI\_INFO\_CLR, 41 AVI INFO MB1, 43 CEC BUFO RX FRAME DATA5[7-0], AVI\_INFO\_MB2, 42 108 AVI\_INFO\_RAW, 40 CEC BUFO RX FRAME DATA6[7-0], AVI INFO ST, 41 108 AVI\_PACKET\_ID[7-0], 95 CEC\_BUF0\_RX\_FRAME\_DATA7[7-0], B1[12-0], 99 109 B2[12-0], 99 CEC\_BUF0\_RX\_FRAME\_DATA8[7-0], B3[12-0], 99 109 B4[12-0], 99 CEC BUFO RX FRAME DATA9[7-0], BCAPS[7-0], 81 109 BKSV[39-0], 81 CEC BUFO RX FRAME HEADER[7-0], BSTATUS[15-0], 81 108 BYPASS AUDIO PASSTHRU, 76 CEC BUFO RX FRAME LENGTH[4-0], BYPASS\_STDI1\_LOCKING, 106 109 C1[12-0], 100 CEC\_BUF0\_TIMESTAMP[1-0], 111 CEC BUF1 RX FRAME DATA0[7-0], C2[12-0], 100 C3[12-0], 99 111

CEC\_BUF1\_RX\_FRAME\_DATA1[7-0], CEC\_BUF2\_RX\_FRAME\_DATA13[7-0], 111 112 CEC\_BUF1\_RX\_FRAME\_DATA10[7-0], CEC\_BUF2\_RX\_FRAME\_DATA14[7-0], 112 CEC\_BUF1\_RX\_FRAME\_DATA11[7-0], CEC\_BUF2\_RX\_FRAME\_DATA2[7-0], 111 112 CEC\_BUF1\_RX\_FRAME\_DATA12[7-0], CEC\_BUF2\_RX\_FRAME\_DATA3[7-0], CEC\_BUF1\_RX\_FRAME\_DATA13[7-0], CEC\_BUF2\_RX\_FRAME\_DATA4[7-0], 111 112 CEC\_BUF2\_RX\_FRAME\_DATA5[7-0], CEC\_BUF1\_RX\_FRAME\_DATA14[7-0], 111 112 CEC BUF1 RX FRAME DATA2[7-0], CEC BUF2 RX FRAME DATA6[7-0], 111 112 CEC\_BUF1\_RX\_FRAME\_DATA3[7-0], CEC\_BUF2\_RX\_FRAME\_DATA7[7-0], 111 112 CEC BUF1 RX FRAME DATA4[7-0], CEC BUF2 RX FRAME DATA8[7-0], 111 112 CEC\_BUF1\_RX\_FRAME\_DATA5[7-0], CEC\_BUF2\_RX\_FRAME\_DATA9[7-0], 111 112 CEC\_BUF1\_RX\_FRAME\_DATA6[7-0], CEC\_BUF2\_RX\_FRAME\_HEADER[7-0], 111 112 CEC\_BUF1\_RX\_FRAME\_DATA7[7-0], CEC\_BUF2\_RX\_FRAME\_LENGTH[4-0], 111 112 CEC BUF1 RX FRAME DATA8[7-0], CEC BUF2 TIMESTAMP[1-0], 110 CEC\_CLR\_RX\_RDY0, 110 111 CEC BUF1 RX FRAME DATA9[7-0], CEC\_CLR\_RX\_RDY1, 110 111 CEC\_CLR\_RX\_RDY2, 110 CEC BUF1 RX FRAME HEADER[7-0], CEC\_DIS\_AUTO\_MODE, 110 CEC ERROR DET MODE, 109 CEC\_BUF1\_RX\_FRAME\_LENGTH[4-0], CEC\_ERROR\_REPORT\_MODE, 109 CEC\_FORCE\_IGNORE, 109 111 CEC\_BUF1\_TIMESTAMP[1-0], 110 CEC\_FORCE\_NACK, 109 CEC\_BUF2\_RX\_FRAME\_DATA0[7-0], CEC\_GLITCH\_FILTER\_CTRL[5-0], 110 112 CEC INTERRUPT BYTE[7-0], 66 CEC\_BUF2\_RX\_FRAME\_DATA1[7-0], CEC\_INTERRUPT\_BYTE\_CLR[7-0], 66 CEC INTERRUPT BYTE MB1[7-0], 67 112 CEC\_BUF2\_RX\_FRAME\_DATA10[7-0], CEC\_INTERRUPT\_BYTE\_MB2[7-0], 67 CEC INTERRUPT BYTE ST[7-0], 66 112 CEC\_BUF2\_RX\_FRAME\_DATA11[7-0], CEC\_LOGICAL\_ADDRESS\_MASK[2-0], 112 109 CEC BUF2 RX FRAME DATA12[7-0], CEC LOGICAL ADDRESS0[3-0], 110 112 CEC\_LOGICAL\_ADDRESS1[3-0], 109

CEC\_LOGICAL\_ADDRESS2[3-0], 110 CEC\_TX\_FRAME\_DATA5[7-0], 107 CEC\_TX\_FRAME\_DATA6[7-0], 107 CEC\_POWER\_UP, 110 CEC\_RETRY\_SFT[3-0], 108 CEC\_TX\_FRAME\_DATA7[7-0], 107 CEC\_RX\_RDY0, 113 CEC\_TX\_FRAME\_DATA8[7-0], 107 CEC\_RX\_RDY0\_CLR, 65 CEC\_TX\_FRAME\_DATA9[7-0], 107 CEC\_TX\_FRAME\_HEADER[7-0], 107 CEC\_RX\_RDY0\_MB1, 66 CEC\_TX\_FRAME\_LENGTH[4-0], 107 CEC\_RX\_RDY0\_MB2, 65 CEC RX RDY0 RAW, 64 CEC TX LOWDRIVE COUNTER[3-0], CEC\_RX\_RDY0\_ST, 64 108 CEC RX RDY1, 113 CEC TX NACK COUNTER[3-0], 108 CEC\_RX\_RDY1\_CLR, 65 CEC\_TX\_READY\_CLR, 65 CEC RX RDY1 MB1, 66 CEC TX READY MB1, 66 CEC RX RDY1 MB2, 65 CEC TX READY MB2, 66 CEC\_RX\_RDY1\_RAW, 64 CEC\_TX\_READY\_RAW, 64 CEC\_RX\_RDY1\_ST, 64 CEC\_TX\_READY\_ST, 65 CEC\_RX\_RDY2, 112 CEC\_TX\_RETRY[2-0], 108 CEC\_TX\_RETRY\_TIMEOUT\_CLR, 65 CEC RX RDY2 CLR, 65 CEC\_RX\_RDY2\_MB1, 66 CEC\_TX\_RETRY\_TIMEOUT\_MB1, 66 CEC\_RX\_RDY2\_MB2, 65 CEC\_TX\_RETRY\_TIMEOUT\_MB2, 65 CEC\_RX\_RDY2\_RAW, 64 CEC\_TX\_RETRY\_TIMEOUT\_RAW, 64 CEC\_RX\_RDY2\_ST, 64 CEC\_TX\_RETRY\_TIMEOUT\_ST, 64 CEC\_SLAVE\_ADDR[6-0], 67 CEC\_TX\_SFT[3-0], 108 CEC\_SOFT\_RESET, 110 CEC\_USE\_ALL\_BUFS, 113 CEC\_TX\_ARBITRATION\_LOST\_CLR, CEC\_WAKE\_OPCODE0[7-0], 113 CEC WAKE OPCODE1[7-0], 113 CEC\_TX\_ARBITRATION\_LOST\_MB1, CEC\_WAKE\_OPCODE2[7-0], 113 66 CEC WAKE OPCODE3[7-0], 113 CEC\_TX\_ARBITRATION\_LOST\_MB2, CEC\_WAKE\_OPCODE4[7-0], 113 CEC WAKE OPCODE5[7-0], 113 CEC\_TX\_ARBITRATION\_LOST\_RAW, CEC WAKE OPCODE6[7-0], 113 64 CEC\_WAKE\_OPCODE7[7-0], 114 CEC\_TX\_ARBITRATION\_LOST\_ST, 65 CH1\_BL[13-0], 103 CEC\_TX\_ENABLE, 108 CH1\_F\_RUN\_THR[2-0], 105 CEC\_TX\_FRAME\_DATA0[7-0], 107 CH1\_FCL[12-0], 103 CEC TX FRAME DATA1[7-0], 107 CH1 FL FR THRESHOLD[2-0], 105 CEC\_TX\_FRAME\_DATA10[7-0], 107 CH1\_FR\_LL[10-0], 103 CEC TX FRAME DATA11[7-0], 107 CH1 LCF[11-0], 103 CEC\_TX\_FRAME\_DATA12[7-0], 107 CH1\_LCVS[4-0], 103 CEC TX FRAME DATA13[7-0], 107 CH1 STDI CONT, 102 CEC\_TX\_FRAME\_DATA14[7-0], 107 CH1\_STDI\_DVALID, 103 CEC\_TX\_FRAME\_DATA2[7-0], 107 CH1\_STDI\_INTLCD, 103 CH1\_TRIG\_STDI, 102 CEC\_TX\_FRAME\_DATA3[7-0], 107 CEC\_TX\_FRAME\_DATA4[7-0], 107 CHANGE\_N\_CLR, 55

CHANGE\_N\_MB1, 56 CP\_UNLOCK\_CH1\_CLR, 39 CHANGE\_N\_MB2, 56 CP\_UNLOCK\_CH1\_MB1, 39 CHANGE\_N\_RAW, 54 CP\_UNLOCK\_CH1\_MB2, 39 CHANGE\_N\_ST, 54 CP\_UNLOCK\_CH1\_RAW, 38 CLK\_DIVIDE\_RATIO[3-0], 68 CP\_UNLOCK\_CH1\_ST, 39 CLOCK\_TERMA\_DISABLE, 79 CP\_UNLOCK\_CLR, 37 CORE\_PDN, 33 CP\_UNLOCK\_MB1, 38 CP BRIGHTNESS[7-0], 98 CP UNLOCK MB2, 37 CP\_CONTRAST[7-0], 98 CP\_UNLOCK\_RAW, 37 CP DEF COL AUTO, 104 CP UNLOCK ST, 37 CP\_DEF\_COL\_MAN\_VAL, 104 CP\_UV\_ALIGN\_SEL[1-0], 98 CP END VBI EVEN R[11-0], 97 CP UV DVAL INV, 98 CP END VBI R[11-0], 97 CRC ENABLE, 105 CP\_FORCE\_FREERUN, 104 CS\_COPYRIGHT\_MANUAL, 77 CS\_COPYRIGHT\_VALUE, 77 CP\_FORCE\_INTERLACED, 34 CP\_FREE\_RUN, 106 CS\_DATA[39-0], 76 CP HUE[7-0], 98 CS DATA VALID CLR, 44 CS\_DATA\_VALID\_MB1, 46 CP\_INTERLACED, 34 CP\_INV\_DE, 101 CS\_DATA\_VALID\_MB2, 45 CP\_INV\_HS, 100 CS\_DATA\_VALID\_RAW, 43 CS\_DATA\_VALID\_ST, 44 CP\_INV\_VS, 100 CP\_LCOUNT\_MAX[11-0], 103 CSC\_COEFF\_SEL[3-0], 100 CP\_LOCK\_CH1\_CLR, 39 CSC\_COEFF\_SEL\_RB[3-0], 106 CP\_LOCK\_CH1\_MB1, 39 CSC\_SCALE[1-0], 99 CP\_LOCK\_CH1\_MB2, 39 CTS[19-0], 78 CP\_LOCK\_CH1\_RAW, 38 CTS\_CHANGE\_THRESHOLD[5-0], 71 CP\_LOCK\_CH1\_ST, 38 CTS\_PASS\_THRSH\_CLR, 55 CP\_LOCK\_CLR, 37 CTS\_PASS\_THRSH\_MB1, 56 CP\_LOCK\_MB1, 38 CTS\_PASS\_THRSH\_MB2, 56 CP\_LOCK\_MB2, 38 CTS\_PASS\_THRSH\_RAW, 53 CP\_LOCK\_RAW, 37 CTS\_PASS\_THRSH\_ST, 54 CP\_LOCK\_ST, 37 DATA\_BLANK\_EN, 33 CP\_LOCK\_UNLOCK\_EDGE\_SEL, 36 DCFIFO\_KILL\_DIS, 74 CP\_MODE\_GAIN\_ADJ[7-0], 99 DCFIFO\_KILL\_NOT\_LOCKED, 74 CP MODE GAIN ADJ EN, 98 DCFIFO LEVEL[2-0], 74 CP\_PREC[1-0], 100 DCFIFO\_LOCKED, 74 CP\_PROG\_PARM\_FOR\_INT, 34 DCFIFO RECENTER, 78 CP\_PWRDN, 34 DCFIFO\_RESET\_ON\_LOCK, 74 CP SATURATION[7-0], 98 DDC PWRDN[7-0], 79 CP\_SLAVE\_ADDR[6-0], 67 DE\_H\_END[9-0], 102 CP\_START\_VBI\_EVEN\_R[11-0], 97 DE\_H\_START[9-0], 102 DE\_REGEN\_FILTER\_LOCKED, 70 CP\_START\_VBI\_R[11-0], 97

DE\_REGEN\_LCK\_CLR, 48

Rev. A 120

CP\_STDI\_INTERLACED, 34

EDID\_A\_ENABLE\_CPU, 82 DE\_REGEN\_LCK\_MB1, 48 DE\_REGEN\_LCK\_MB2, 48 EDID\_SEGMENT\_POINTER, 82 DE\_REGEN\_LCK\_RAW, 47 EDID\_SLAVE\_ADDR[6-0], 67 DE\_REGEN\_LCK\_ST, 47 EN\_UMASK\_RAW\_INTRQ, 36 DE\_V\_END[3-0], 103 EN\_UMASK\_RAW\_INTRQ2, 36 DE\_V\_END\_EVEN[3-0], 102 END\_HS[9-0], 101 DE\_V\_END\_EVEN\_R[3-0], 97 END\_VS[3-0], 101 DE V END R[3-0], 97 END VS EVEN[3-0], 102 DE\_V\_START[3-0], 102 EQ\_DYN\_EN, 80 DE V START EVEN[3-0], 102 EQ DYN FREQ1[3-0], 79 DE\_V\_START\_EVEN\_R[3-0], 97 EQ\_DYN\_FREQ2[3-0], 79 DE\_V\_START\_R[3-0], 97 EQ\_DYN1\_HF[7-0], 80 DE WITH AVCODE, 100 EQ DYN1 LF[7-0], 80 DEEP\_COLOR\_CHNG\_CLR, 58 EQ\_DYN2\_HF[7-0], 80 DEEP\_COLOR\_CHNG\_MB1, 60 EQ\_DYN2\_LF[7-0], 80 DEEP\_COLOR\_CHNG\_MB2, 59 EQ\_DYN3\_HF[7-0], 80 DEEP COLOR CHNG RAW, 57 EQ DYN3 LF[7-0], 80 DEEP\_COLOR\_CHNG\_ST, 58 F\_OUT\_SEL, 32 DEEP\_COLOR\_MODE[1-0], 70 FIELDO\_HEIGHT[12-0], 70 DEEP\_COLOR\_MODE\_USER[1-0], 76 FIELD0\_TOTAL\_HEIGHT[13-0], 75 DEF\_COL\_CHA[7-0], 104 FIELDO\_VS\_BACK\_PORCH[13-0], 75 DEF\_COL\_CHB[7-0], 104 FIELD0\_VS\_FRONT\_PORCH[13-0], 75 DEF\_COL\_CHC[7-0], 104 FIELDO\_VS\_PULSE\_WIDTH[13-0], 75 DEREP\_N[3-0], 76 FIELD1\_HEIGHT[12-0], 70 DEREP N OVERRIDE, 76 FIELD1 TOTAL HEIGHT[13-0], 75 FIELD1\_VS\_BACK\_PORCH[13-0], 76 DIS\_AUTO\_PARAM\_BUFF, 105 DIS CABLE DET RST, 77 FIELD1\_VS\_FRONT\_PORCH[13-0], 75 DISABLE\_AUTO\_EDID, 82 FIELD1\_VS\_PULSE\_WIDTH[13-0], 75 DLY A, 104 FIFO\_NEAR\_OVFL\_CLR, 55 DLY B, 104 FIFO\_NEAR\_OVFL\_MB1, 56 DLY\_C, 104 FIFO\_NEAR\_OVFL\_MB2, 55 DR\_STR[1-0], 34 FIFO\_NEAR\_OVFL\_RAW, 53 DR\_STR\_CLK[1-0], 34 FIFO\_NEAR\_OVFL\_ST, 54 DR\_STR\_SYNC[1-0], 34 FIFO\_NEAR\_UFLO\_CLR, 59 DSD MAP INV, 79 FIFO NEAR UFLO MB1, 60 DSD\_MAP\_ROT[2-0], 79 FIFO\_NEAR\_UFLO\_MB2, 60 DSD PACKET DET, 73 FIFO\_NEAR\_UFLO\_RAW, 58 DST\_AUDIO\_PCKT\_DET, 73 FIFO\_NEAR\_UFLO\_ST, 58 DST DOUBLE, 73 FIFO OVERFLO CLR, 55 FIFO\_OVERFLO\_MB1, 56 DST\_MAP\_ROT[2-0], 79 DVI\_HSYNC\_POLARITY, 69 FIFO\_OVERFLO\_MB2, 56 DVI\_VSYNC\_POLARITY, 69 FIFO\_OVERFLO\_RAW, 53 EDID\_A\_ENABLE, 82 FIFO\_OVERFLO\_ST, 54

FIFO\_UNDERFLO\_CLR, 55 HDMI\_FRUN\_EN, 104 FIFO\_UNDERFLO\_MB1, 56 HDMI\_FRUN\_MODE, 104 FIFO\_UNDERFLO\_MB2, 55 HDMI\_INTERLACED, 70 FIFO\_UNDERFLO\_RAW, 53 HDMI\_MODE, 69 FIFO\_UNDERFLO\_ST, 54 HDMI\_MODE\_CLR, 45 FILT\_5V\_DET\_DIS, 77 HDMI\_MODE\_MB1, 46 FILT\_5V\_DET\_TIMER[6-0], 77 HDMI\_MODE\_MB2, 45 FORCE N UPDATE, 78 HDMI MODE RAW, 43 FREQTOLERANCE[3-0], 71 HDMI\_MODE\_ST, 44 GAMUT HEADER1[7-0], 97 HDMI PIXEL REPETITION[3-0], 70 GAMUT\_HEADER2[7-0], 97 HDMI\_PORT\_SELECT[2-0], 68 HDMI SLAVE ADDR[6-0], 67 GAMUT\_IRQ\_NEXT\_FIELD, 77 GAMUT MDATA CLR, 45 HPA AUTO INT EDID[1-0], 78 GAMUT\_MDATA\_MB1, 46 HPA\_DELAY\_SEL[3-0], 78 HPA\_MAN\_VALUE\_A, 35 GAMUT\_MDATA\_MB2, 46 GAMUT\_MDATA\_RAW, 43 HPA\_MANUAL, 78 GAMUT MDATA ST, 44 HPA OVR TERM, 78 GAMUT\_PACKET\_ID[7-0], 96 HPA\_STATUS\_PORT\_A, 35 GBD[223-0], 95 HPA\_TRISTATE\_A, 35 GEN\_CTL\_PCKT\_CLR, 45 HSYNC\_BACK\_PORCH[12-0], 75 HSYNC\_FRONT\_PORCH[12-0], 74 GEN\_CTL\_PCKT\_MB1, 46 GEN\_CTL\_PCKT\_MB2, 45 HSYNC\_PULSE\_WIDTH[12-0], 75 GEN\_CTL\_PCKT\_RAW, 43 I2S\_SPDIF\_MAP\_INV, 79 GEN\_CTL\_PCKT\_ST, 44 I2S\_SPDIF\_MAP\_ROT[1-0], 79 I2S\_TDM\_MODE\_ENABLE, 79 HBR\_AUDIO\_PCKT\_DET, 73 HCOUNT\_ALIGN\_ADJ[4-0], 104 I2SBITWIDTH[4-0], 69 HDCP\_A0, 68 I2SOUTMODE[1-0], 68 HDCP\_KEY\_ERROR, 69 IGNORE\_PARITY\_ERR, 73 INFOFRAME\_SLAVE\_ADDR[6-0], 67 HDCP\_KEYS\_READ, 69 HDCP\_MAP\_SELECT[2-0], 82 INP\_COLOR\_SPACE[3-0], 31 HDCP\_REPT\_EDID\_RESET, 78 INT2\_POL, 36 HDCP\_RI\_EXPIRED, 69 INTERLACED, 103 HDMI\_AUTOPARM\_STS[1-0], 105 INTERNAL\_MUTE\_CLR, 44 HDMI\_COLORSPACE[3-0], 77 INTERNAL\_MUTE\_MB1, 46 HDMI CONTENT ENCRYPTED, 69 INTERNAL MUTE MB2, 45 HDMI\_CP\_AUTOPARM\_LOCKED, 105 INTERNAL\_MUTE\_RAW, 43 HDMI\_CP\_LOCK\_THRESHOLD[1-0], INTERNAL MUTE ST, 44 105 INTRQ\_DUR\_SEL[1-0], 35 HDMI ENCRPT A CLR, 49 INTRO OP SEL[1-0], 36 HDMI\_ENCRPT\_A\_MB1, 49 INTRQ\_RAW, 35 HDMI\_ENCRPT\_A\_MB2, 49 INTRQ2\_DUR\_SEL[1-0], 36 HDMI ENCRPT A RAW, 49 INTRQ2\_MUX\_SEL[1-0], 36 HDMI\_ENCRPT\_A\_ST, 49 INTRQ2\_RAW, 35

INV_F_POL, 33	KSV_BYTE_117[7-0], 89
INV_HS_POL, 33	KSV_BYTE_118[7-0], 89
INV_LLC_POL, 33	KSV_BYTE_119[7-0], 89
INV_VS_POL, 33	KSV_BYTE_12[7-0], 83
ISRC1_HEADER1[7-0], 96	KSV_BYTE_120[7-0], 89
ISRC1_HEADER2[7-0], 96	KSV_BYTE_121[7-0], 89
ISRC1_PACKET_ID[7-0], 96	KSV_BYTE_122[7-0], 89
ISRC1_PB[223-0], 94	KSV_BYTE_123[7-0], 89
ISRC1_PCKT_CLR, 41	KSV_BYTE_124[7-0], 90
ISRC1_PCKT_MB1, 42	KSV_BYTE_125[7-0], 90
ISRC1_PCKT_MB2, 42	KSV_BYTE_126[7-0], 90
ISRC1_PCKT_RAW, 39	KSV_BYTE_127[7-0], 90
ISRC1_PCKT_ST, 40	KSV_BYTE_13[7-0], 83
ISRC2_HEADER1[7-0], 96	KSV_BYTE_14[7-0], 83
ISRC2_HEADER2[7-0], 96	KSV_BYTE_15[7-0], 83
ISRC2_PACKET_ID[7-0], 96	KSV_BYTE_16[7-0], 83
ISRC2_PB[223-0], 94	KSV_BYTE_17[7-0], 83
ISRC2_PCKT_CLR, 41	KSV_BYTE_18[7-0], 83
ISRC2_PCKT_MB1, 42	KSV_BYTE_19[7-0], 83
ISRC2_PCKT_MB2, 41	KSV_BYTE_2[7-0], 82
ISRC2_PCKT_RAW, 39	KSV_BYTE_20[7-0], 83
ISRC2_PCKT_ST, 40	KSV_BYTE_21[7-0], 83
KSV_BYTE_0[7-0], 82	KSV_BYTE_22[7-0], 84
KSV_BYTE_1[7-0], 82	KSV_BYTE_23[7-0], 84
KSV_BYTE_10[7-0], 83	KSV_BYTE_24[7-0], 84
KSV_BYTE_100[7-0], 88	KSV_BYTE_25[7-0], 84
KSV_BYTE_101[7-0], 88	KSV_BYTE_26[7-0], 84
KSV_BYTE_102[7-0], 88	KSV_BYTE_27[7-0], 84
KSV_BYTE_103[7-0], 88	KSV_BYTE_28[7-0], 84
KSV_BYTE_104[7-0], 88	KSV_BYTE_29[7-0], 84
KSV_BYTE_105[7-0], 88	KSV_BYTE_3[7-0], 82
KSV_BYTE_106[7-0], 88	KSV_BYTE_30[7-0], 84
KSV_BYTE_107[7-0], 89	KSV_BYTE_31[7-0], 84
KSV_BYTE_108[7-0], 89	KSV_BYTE_32[7-0], 84
KSV_BYTE_109[7-0], 89	KSV_BYTE_33[7-0], 84
KSV_BYTE_11[7-0], 83	KSV_BYTE_34[7-0], 84
KSV_BYTE_110[7-0], 89	KSV_BYTE_35[7-0], 84
KSV_BYTE_111[7-0], 89	KSV_BYTE_36[7-0], 84
KSV_BYTE_112[7-0], 89	KSV_BYTE_37[7-0], 84
KSV_BYTE_113[7-0], 89	KSV_BYTE_38[7-0], 84
KSV_BYTE_114[7-0], 89	KSV_BYTE_39[7-0], 85
KSV_BYTE_115[7-0], 89	KSV_BYTE_4[7-0], 82
KSV_BYTE_116[7-0], 89	KSV_BYTE_40[7-0], 85
1.0 , _D11D_110[, 0], 0)	1.0,

KSV_BYTE_41[7-0], 85	KSV_BYTE_80[7-0], 87
KSV_BYTE_42[7-0], 85	KSV_BYTE_81[7-0], 87
KSV_BYTE_43[7-0], 85	KSV_BYTE_82[7-0], 87
KSV_BYTE_44[7-0], 85	KSV_BYTE_83[7-0], 87
KSV_BYTE_45[7-0], 85	KSV_BYTE_84[7-0], 87
KSV_BYTE_46[7-0], 85	KSV_BYTE_85[7-0], 87
KSV_BYTE_47[7-0], 85	KSV_BYTE_86[7-0], 87
KSV_BYTE_48[7-0], 85	KSV_BYTE_87[7-0], 87
KSV_BYTE_49[7-0], 85	KSV_BYTE_88[7-0], 87
KSV_BYTE_5[7-0], 83	KSV_BYTE_89[7-0], 87
KSV_BYTE_50[7-0], 85	KSV_BYTE_9[7-0], 83
KSV_BYTE_51[7-0], 85	KSV_BYTE_90[7-0], 88
KSV_BYTE_52[7-0], 85	KSV_BYTE_91[7-0], 88
KSV_BYTE_53[7-0], 85	KSV_BYTE_92[7-0], 88
KSV_BYTE_54[7-0], 85	KSV_BYTE_93[7-0], 88
KSV_BYTE_55[7-0], 85	KSV_BYTE_94[7-0], 88
KSV_BYTE_56[7-0], 86	KSV_BYTE_95[7-0], 88
KSV_BYTE_57[7-0], 86	KSV_BYTE_96[7-0], 88
KSV_BYTE_58[7-0], 86	KSV_BYTE_97[7-0], 88
KSV_BYTE_59[7-0], 86	KSV_BYTE_98[7-0], 88
KSV_BYTE_6[7-0], 83	KSV_BYTE_99[7-0], 88
KSV_BYTE_60[7-0], 86	KSV_LIST_READY, 81
KSV_BYTE_61[7-0], 86	KSV_LIST_READY_CLR_A, 82
KSV_BYTE_62[7-0], 86	KSV_MAP_SELECT[2-0], 82
KSV_BYTE_63[7-0], 86	KSV_SLAVE_ADDR[6-0], 67
KSV_BYTE_64[7-0], 86	LINE_WIDTH[12-0], 70
KSV_BYTE_65[7-0], 86	LLC_DLL_EN, 35
KSV_BYTE_66[7-0], 86	LLC_DLL_MUX, 35
KSV_BYTE_67[7-0], 86	LLC_DLL_PHASE[4-0], 35
KSV_BYTE_68[7-0], 86	MAIN_RESET, 67
KSV_BYTE_69[7-0], 86	MAN_AUDIO_DL_BYPASS, 71
KSV_BYTE_7[7-0], 83	MAN_CP_CSC_EN, 100
KSV_BYTE_70[7-0], 86	MAN_OP_CLK_SEL[2-0], 67
KSV_BYTE_71[7-0], 86	MAN_OP_CLK_SEL_EN, 67
KSV_BYTE_72[7-0], 86	MCLK_FS_N[2-0], 68
KSV_BYTE_73[7-0], 87	MPU_STIM_INTRQ, 36
KSV_BYTE_74[7-0], 87	MPU_STIM_INTRQ_CLR, 38
KSV_BYTE_75[7-0], 87	MPU_STIM_INTRQ_MB1, 38
KSV_BYTE_76[7-0], 87	MPU_STIM_INTRQ_MB2, 38
KSV_BYTE_77[7-0], 87	MPU_STIM_INTRQ_RAW, 38
KSV_BYTE_78[7-0], 87	MPU_STIM_INTRQ_ST, 38
KSV_BYTE_79[7-0], 87	MS_INF_CKS_ERR_CLR, 62
KSV_BYTE_8[7-0], 83	MS_INF_CKS_ERR_MB1, 63

MS\_INF\_CKS\_ERR\_MB2, 62 NEW\_AUDIO\_INFO\_ST, 51 MS\_INF\_CKS\_ERR\_RAW, 60 NEW\_AVI\_INFO\_CLR, 52 MS\_INF\_CKS\_ERR\_ST, 61 NEW\_AVI\_INFO\_MB1, 53 MS\_INF\_LEN[7-0], 96 NEW\_AVI\_INFO\_MB2, 52 MS\_INF\_PB[111-0], 92 NEW\_AVI\_INFO\_RAW, 50 MS\_INF\_VERS[7-0], 96 NEW\_AVI\_INFO\_ST, 51 MS\_INFO\_CLR, 41 NEW\_GAMUT\_MDATA\_CLR, 55 MS\_INFO\_MB1, 43 NEW GAMUT MDATA MB1, 57 MS\_INFO\_MB2, 42 NEW\_GAMUT\_MDATA\_MB2, 56 MS INFO RAW, 40 NEW GAMUT MDATA RAW, 54 MS\_INFO\_ST, 40 NEW\_GAMUT\_MDATA\_ST, 55 NEW ISRC1 PCKT CLR, 51 MS\_PACKET\_ID[7-0], 96 MT MSK ACR NOT DET, 72 NEW ISRC1 PCKT MB1, 52 MT\_MSK\_APCKT\_ECC\_ERR, 73 NEW\_ISRC1\_PCKT\_MB2, 52 MT\_MSK\_APLL\_UNLOCK, 72 NEW\_ISRC1\_PCKT\_RAW, 50 MT\_MSK\_AUD\_MODE\_CHNG, 72 NEW\_ISRC1\_PCKT\_ST, 50 NEW ISRC2 PCKT CLR, 51 MT MSK AVMUTE, 72 NEW\_ISRC2\_PCKT\_MB1, 52 MT\_MSK\_CHMODE\_CHNG, 73 MT\_MSK\_CHNG\_PORT, 73 NEW\_ISRC2\_PCKT\_MB2, 52 MT\_MSK\_COMPRS\_AUD, 72 NEW\_ISRC2\_PCKT\_RAW, 49 NEW\_ISRC2\_PCKT\_ST, 50 MT\_MSK\_FIFO\_OVERFLOW, 72 MT\_MSK\_FIFO\_UNDERLFOW, 72 NEW\_MS\_INFO\_CLR, 51 MT\_MSK\_FLATLINE\_DET, 72 NEW\_MS\_INFO\_MB1, 53 MT\_MSK\_NEW\_CTS, 72 NEW\_MS\_INFO\_MB2, 52 MT MSK NEW N, 72 NEW\_MS\_INFO\_RAW, 50 MT\_MSK\_NOT\_HDMIMODE, 72 NEW\_MS\_INFO\_ST, 51 MT\_MSK\_PARITY\_ERR, 72 NEW\_SAMP\_RT\_CLR, 59 MT\_MSK\_VCLK\_CHNG, 72 NEW\_SAMP\_RT\_MB1, 60 MT\_MSK\_VCLK\_DET, 73 NEW\_SAMP\_RT\_MB2, 59 MT\_MSK\_VPLL\_UNLOCK, 72 NEW\_SAMP\_RT\_RAW, 57 NEW\_SAMP\_RT\_ST, 58 MUTE\_AUDIO, 73 MUX\_DSD\_OUT, 68 NEW\_SPD\_INFO\_CLR, 51 MUX\_HBR\_OUT, 68 NEW\_SPD\_INFO\_MB1, 53 N[19-0], 78 NEW\_SPD\_INFO\_MB2, 52 NEW ACP PCKT CLR, 51 NEW SPD INFO RAW, 50 NEW\_ACP\_PCKT\_MB1, 53 NEW\_SPD\_INFO\_ST, 51 NEW\_ACP\_PCKT\_MB2, 52 NEW\_TMDS\_FRQ\_CLR, 59 NEW\_ACP\_PCKT\_RAW, 50 NEW\_TMDS\_FRQ\_MB1, 60 NEW ACP PCKT ST, 50 NEW TMDS FRQ MB2, 60 NEW\_AUDIO\_INFO\_CLR, 51 NEW\_TMDS\_FRQ\_RAW, 57 NEW\_AUDIO\_INFO\_MB1, 53 NEW\_TMDS\_FRQ\_ST, 58 NEW\_AUDIO\_INFO\_MB2, 52 NEW\_VS\_INFO\_CLR, 51 NEW\_AUDIO\_INFO\_RAW, 50 NEW\_VS\_INFO\_MB1, 53

NEW\_VS\_INFO\_MB2, 52 SPD\_INF\_CKS\_ERR\_CLR, 62 NEW\_VS\_INFO\_RAW, 50 SPD\_INF\_CKS\_ERR\_MB1, 63 NEW\_VS\_INFO\_ST, 51 SPD\_INF\_CKS\_ERR\_MB2, 62 NOT\_AUTO\_UNMUTE, 74 SPD\_INF\_CKS\_ERR\_RAW, 61 SPD\_INF\_CKS\_ERR\_ST, 61 OP\_656\_RANGE, 31 SPD\_INF\_LEN[7-0], 95 OP\_CH\_SEL[2-0], 32 OP\_FORMAT\_SEL[7-0], 32 SPD\_INF\_PB[223-0], 92 OP SWAP CB CR, 33 SPD INF VERS[7-0], 95 OVERRIDE\_DEEP\_COLOR\_MODE, 76 SPD\_INFO\_CLR, 41 OVR AUTO MUX DSD OUT, 68 SPD INFO MB1, 43 OVR\_MUX\_HBR, 68 SPD\_INFO\_MB2, 42 PACKET ERROR CLR, 55 SPD INFO RAW, 40 PACKET ERROR MB1, 57 SPD INFO ST, 41 PACKET\_ERROR\_MB2, 56 SPD\_PACKET\_ID[7-0], 95 START\_FE[3-0], 101 PACKET\_ERROR\_RAW, 54 PACKET\_ERROR\_ST, 54 START\_FO[3-0], 101 PADS PDN, 34 START HS[9-0], 101 PARITY\_ERROR\_CLR, 59 START\_VS[3-0], 101 PARITY\_ERROR\_MB1, 60 START\_VS\_EVEN[3-0], 102 PARITY\_ERROR\_MB2, 59 STDI\_DATA\_VALID\_CLR, 37 PARITY\_ERROR\_RAW, 57 STDI\_DATA\_VALID\_EDGE\_SEL, 36 PARITY\_ERROR\_ST, 58 STDI\_DATA\_VALID\_MB1, 38 PIN\_CHECKER\_EN, 67 STDI\_DATA\_VALID\_MB2, 37 PIN\_CHECKER\_VAL[7-0], 67 STDI\_DATA\_VALID\_RAW, 37 STDI\_DATA\_VALID\_ST, 37 PJ[7-0], 81 POWER\_DOWN, 33 STDI\_DVALID\_CH1\_CLR, 39 PRIM MODE[3-0], 31 STDI\_DVALID\_CH1\_MB1, 39 PWR\_SAVE\_MODE, 33 STDI\_DVALID\_CH1\_MB2, 39 QZERO\_ITC\_DIS, 76 STDI\_DVALID\_CH1\_RAW, 38 QZERO\_RGB\_FULL, 76 STDI\_DVALID\_CH1\_ST, 39 RD\_INFO[15-0], 67 STORE\_UNMASKED\_IRQS, 36 REPL\_AV\_CODE, 33 SWAP\_SPLIT\_AV, 104 RGB\_OUT, 31 TEN\_TO\_EIGHT\_CONV, 97 RI[15-0], 81 TERM\_AUTO, 68 RI EXPIRED A CLR, 62 TMDS CLK A CLR, 47 RI\_EXPIRED\_A\_MB1, 63 TMDS\_CLK\_A\_MB1, 48 RI\_EXPIRED\_A\_MB2, 62 TMDS CLK A MB2, 48 RI\_EXPIRED\_A\_RAW, 61 TMDS\_CLK\_A\_RAW, 46 RI EXPIRED A ST, 61 TMDS CLK A ST, 47 SAMPLE\_ALSB, 35 TMDS\_PLL\_LOCKED, 69 SHA\_A[31-0], 81 TMDSFREQ[8-0], 77 SPA LOCATION MSB, 82 TMDSFREQ\_FRAC[6-0], 77 SPA\_STORAGE\_MODE, 82 TMDSPLL\_LCK\_A\_CLR, 47

TMDSPLL\_LCK\_A\_MB1, 48
TMDSPLL\_LCK\_A\_MB2, 48
TMDSPLL\_LCK\_A\_RAW, 46
TMDSPLL\_LCK\_A\_ST, 47
TOTAL\_LINE\_WIDTH[13-0], 74

TRI\_AUDIO, 34
TRI\_LLC, 35
TRI\_PIX, 35
TRI\_SYNCS, 34

UP\_CONVERSION\_MODE, 74

V\_FREQ[2-0], 31

V\_LOCKED\_CLR, 47

V\_LOCKED\_MB1, 48

V\_LOCKED\_MB2, 48

V\_LOCKED\_RAW, 47

V\_LOCKED\_ST, 47

VCLK\_CHNG\_CLR, 58

VCLK\_CHNG\_MB1, 60

VCLK\_CHNG\_MB2, 59

VCLK\_CHNG\_RAW, 57

VCLK\_CHNG\_ST, 58

VERT\_FILTER\_LOCKED, 70

VID\_ADJ\_EN, 98 VID\_STD[5-0], 31 VIDEO\_3D\_CLR, 47 VIDEO\_3D\_MB1, 48 VIDEO\_3D\_MB2, 48 VIDEO\_3D\_RAW, 47 VIDEO\_3D\_ST, 47

VS\_INF\_CKS\_ERR\_CLR, 63
VS\_INF\_CKS\_ERR\_MB1, 63
VS\_INF\_CKS\_ERR\_MB2, 63
VS\_INF\_CKS\_ERR\_RAW, 63
VS\_INF\_CKS\_ERR\_ST, 63
VS\_INF\_LEN[7-0], 96
VS\_INF\_PB[223-0], 93
VS\_INF\_VERS[7-0], 96
VS\_INFO\_CLR, 41
VS\_INFO\_MB1, 42
VS\_INFO\_MB2, 42
VS\_INFO\_RAW, 40
VS\_INFO\_ST, 40
VS\_OUT\_SEL, 33

VS\_PACKET\_ID[7-0], 96 WAIT\_UNMUTE[2-0], 74 XTAL\_FREQ\_SEL[1-0], 32

XTAL\_PDN, 33

Revision History Register Map

## **REVISION HISTORY**

04/13 - Revision 0 : Initial Version

05/10 - Revision Pr0 : Initial Preliminary Version

## **NOTES**

 $I^2 C \ refers \ to \ a \ communications \ protocol \ originally \ developed \ by \ Philips \ Semiconductors \ (now \ NXP \ Semiconductors).$ 

HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.

© 2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.



www.analog.com