Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with $^{\mathbb{B}}$ or $^{\mathbb{T}}$ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349 version 21.0)

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

 $\textbf{Copyright} © \textbf{2010-2020} \textbf{ Arm Limited or its affiliates. All rights reserved. This document is \textbf{Non-Confidential}. \\$

AArch32 -- Base Instructions (alphabetic order)

ADC, ADCS (immediate): Add with Carry (immediate).

ADC, ADCS (register): Add with Carry (register).

ADC, ADCS (register-shifted register): Add with Carry (register-shifted register).

ADD (immediate, to PC): Add to PC: an alias of ADR.

ADD, ADDS (immediate): Add (immediate).

ADD, ADDS (register): Add (register).

ADD, ADDS (register-shifted register): Add (register-shifted register).

ADD, ADDS (SP plus immediate): Add to SP (immediate).

ADD, ADDS (SP plus register): Add to SP (register).

ADR: Form PC-relative address.

AND, ANDS (immediate): Bitwise AND (immediate).

AND, ANDS (register): Bitwise AND (register).

AND, ANDS (register-shifted register): Bitwise AND (register-shifted register).

ASR (immediate): Arithmetic Shift Right (immediate): an alias of MOV, MOVS (register).

ASR (register): Arithmetic Shift Right (register): an alias of MOV, MOVS (register-shifted register).

ASRS (immediate): Arithmetic Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).

ASRS (register): Arithmetic Shift Right, setting flags (register): an alias of MOV, MOVS (register-shifted register).

B: Branch.

BFC: Bit Field Clear.

BFI: Bit Field Insert.

BIC, BICS (immediate): Bitwise Bit Clear (immediate).

BIC, BICS (register): Bitwise Bit Clear (register).

BIC, BICS (register-shifted register): Bitwise Bit Clear (register-shifted register).

BKPT: Breakpoint.

BL, BLX (immediate): Branch with Link and optional Exchange (immediate).

BLX (register): Branch with Link and Exchange (register).

BX: Branch and Exchange.

BXJ: Branch and Exchange, previously Branch and Exchange Jazelle.

CBNZ, CBZ: Compare and Branch on Nonzero or Zero.

CLREX: Clear-Exclusive.

CLZ: Count Leading Zeros.

CMN (immediate): Compare Negative (immediate).

CMN (register): Compare Negative (register).

CMN (register-shifted register): Compare Negative (register-shifted register).

CMP (immediate): Compare (immediate).

CMP (register): Compare (register).

CMP (register-shifted register): Compare (register-shifted register).

CPS, CPSID, CPSIE: Change PE State.

CRC32: CRC32.

CRC32C: CRC32C.

CSDB: Consumption of Speculative Data Barrier.

DBG: Debug hint.

DCPS1: Debug Change PE State to EL1.

DCPS2: Debug Change PE State to EL2.

DCPS3: Debug Change PE State to EL3.

DMB: Data Memory Barrier.

DSB: Data Synchronization Barrier.

EOR, EORS (immediate): Bitwise Exclusive OR (immediate).

EOR, EORS (register): Bitwise Exclusive OR (register).

EOR, EORS (register-shifted register): Bitwise Exclusive OR (register-shifted register).

ERET: Exception Return.

ESB: Error Synchronization Barrier.

HLT: Halting Breakpoint.

HVC: Hypervisor Call.

ISB: Instruction Synchronization Barrier.

IT: If-Then.

LDA: Load-Acquire Word.

LDAB: Load-Acquire Byte.

LDAEX: Load-Acquire Exclusive Word.

LDAEXB: Load-Acquire Exclusive Byte.

LDAEXD: Load-Acquire Exclusive Doubleword.

LDAEXH: Load-Acquire Exclusive Halfword.

LDAH: Load-Acquire Halfword.

LDC (immediate): Load data to System register (immediate).

LDC (literal): Load data to System register (literal).

<u>LDM (exception return)</u>: Load Multiple (exception return).

LDM (User registers): Load Multiple (User registers).

LDM, LDMIA, LDMFD: Load Multiple (Increment After, Full Descending).

LDMDA, LDMFA: Load Multiple Decrement After (Full Ascending).

LDMDB, LDMEA: Load Multiple Decrement Before (Empty Ascending).

LDMIB, LDMED: Load Multiple Increment Before (Empty Descending).

LDR (immediate): Load Register (immediate).

LDR (literal): Load Register (literal).

LDR (register): Load Register (register).

LDRB (immediate): Load Register Byte (immediate).

LDRB (literal): Load Register Byte (literal).

LDRB (register): Load Register Byte (register).

LDRBT: Load Register Byte Unprivileged.

LDRD (immediate): Load Register Dual (immediate).

LDRD (literal): Load Register Dual (literal).

LDRD (register): Load Register Dual (register).

LDREX: Load Register Exclusive.

LDREXB: Load Register Exclusive Byte.

LDREXD: Load Register Exclusive Doubleword.

LDREXH: Load Register Exclusive Halfword.

LDRH (immediate): Load Register Halfword (immediate).

LDRH (literal): Load Register Halfword (literal).

LDRH (register): Load Register Halfword (register).

LDRHT: Load Register Halfword Unprivileged.

LDRSB (immediate): Load Register Signed Byte (immediate).

LDRSB (literal): Load Register Signed Byte (literal).

LDRSB (register): Load Register Signed Byte (register).

LDRSBT: Load Register Signed Byte Unprivileged.

LDRSH (immediate): Load Register Signed Halfword (immediate).

LDRSH (literal): Load Register Signed Halfword (literal).

LDRSH (register): Load Register Signed Halfword (register).

LDRSHT: Load Register Signed Halfword Unprivileged.

LDRT: Load Register Unprivileged.

LSL (immediate): Logical Shift Left (immediate): an alias of MOV, MOVS (register).

LSL (register): Logical Shift Left (register): an alias of MOV, MOVS (register-shifted register).

LSLS (immediate): Logical Shift Left, setting flags (immediate): an alias of MOV, MOVS (register).

LSLS (register): Logical Shift Left, setting flags (register): an alias of MOV, MOVS (register-shifted register).

LSR (immediate): Logical Shift Right (immediate): an alias of MOV, MOVS (register).

LSR (register): Logical Shift Right (register): an alias of MOV, MOVS (register-shifted register).

LSRS (immediate): Logical Shift Right, setting flags (immediate): an alias of MOV, MOVS (register).

LSRS (register): Logical Shift Right, setting flags (register): an alias of MOV, MOVS (register-shifted register).

MCR: Move to System register from general-purpose register or execute a System instruction.

MCRR: Move to System register from two general-purpose registers.

MLA, MLAS: Multiply Accumulate.

MLS: Multiply and Subtract.

MOV, MOVS (immediate): Move (immediate).

MOV, MOVS (register): Move (register).

MOV, MOVS (register-shifted register): Move (register-shifted register).

MOVT: Move Top.

MRC: Move to general-purpose register from System register.

MRRC: Move to two general-purpose registers from System register.

MRS: Move Special register to general-purpose register.

MRS (Banked register): Move Banked or Special register to general-purpose register.

MSR (Banked register): Move general-purpose register to Banked or Special register.

MSR (immediate): Move immediate value to Special register.

MSR (register): Move general-purpose register to Special register.

MUL, MULS: Multiply.

MVN, MVNS (immediate): Bitwise NOT (immediate).

MVN, MVNS (register): Bitwise NOT (register).

MVN, MVNS (register-shifted register): Bitwise NOT (register-shifted register).

NOP: No Operation.

ORN, ORNS (immediate): Bitwise OR NOT (immediate).

ORN, ORNS (register): Bitwise OR NOT (register).

ORR, ORRS (immediate): Bitwise OR (immediate).

ORR, ORRS (register): Bitwise OR (register).

ORR, ORRS (register-shifted register): Bitwise OR (register-shifted register).

PKHBT, PKHTB: Pack Halfword.

PLD (literal): Preload Data (literal).

PLD, PLDW (immediate): Preload Data (immediate).

PLD, PLDW (register): Preload Data (register).

PLI (immediate, literal): Preload Instruction (immediate, literal).

PLI (register): Preload Instruction (register).

POP: Pop Multiple Registers from Stack.

POP (multiple registers): Pop Multiple Registers from Stack: an alias of LDM, LDMIA, LDMFD.

POP (single register): Pop Single Register from Stack: an alias of LDR (immediate).

PSSBB: Physical Speculative Store Bypass Barrier.

PUSH: Push Multiple Registers to Stack.

PUSH (multiple registers): Push multiple registers to Stack: an alias of STMDB, STMFD.

PUSH (single register): Push Single Register to Stack: an alias of STR (immediate).

QADD: Saturating Add.

QADD16: Saturating Add 16.

QADD8: Saturating Add 8.

QASX: Saturating Add and Subtract with Exchange.

QDADD: Saturating Double and Add.

QDSUB: Saturating Double and Subtract.

QSAX: Saturating Subtract and Add with Exchange.

QSUB: Saturating Subtract.

QSUB16: Saturating Subtract 16.

QSUB8: Saturating Subtract 8.

RBIT: Reverse Bits.

REV: Byte-Reverse Word.

REV16: Byte-Reverse Packed Halfword.

REVSH: Byte-Reverse Signed Halfword.

RFE, RFEDA, RFEDB, RFEIA, RFEIB: Return From Exception.

ROR (immediate): Rotate Right (immediate): an alias of MOV, MOVS (register).

ROR (register): Rotate Right (register): an alias of MOV, MOVS (register-shifted register).

RORS (immediate): Rotate Right, setting flags (immediate): an alias of MOV, MOVS (register).

RORS (register): Rotate Right, setting flags (register): an alias of MOV, MOVS (register-shifted register).

RRX: Rotate Right with Extend: an alias of MOV, MOVS (register).

RRXS: Rotate Right with Extend, setting flags: an alias of MOV, MOVS (register).

RSB, RSBS (immediate): Reverse Subtract (immediate).

RSB, RSBS (register): Reverse Subtract (register).

RSB, RSBS (register-shifted register): Reverse Subtract (register-shifted register).

RSC, RSCS (immediate): Reverse Subtract with Carry (immediate).

RSC, RSCS (register): Reverse Subtract with Carry (register).

RSC, RSCS (register-shifted register): Reverse Subtract (register-shifted register).

SADD16: Signed Add 16.

SADD8: Signed Add 8.

SASX: Signed Add and Subtract with Exchange.

SB: Speculation Barrier.

SBC, SBCS (immediate): Subtract with Carry (immediate).

SBC, SBCS (register): Subtract with Carry (register).

SBC, SBCS (register-shifted register): Subtract with Carry (register-shifted register).

SBFX: Signed Bit Field Extract.

SDIV: Signed Divide.

SEL: Select Bytes.

SETEND: Set Endianness.

SETPAN: Set Privileged Access Never.

SEV: Send Event.

SEVL: Send Event Local.

SHADD16: Signed Halving Add 16.

SHADD8: Signed Halving Add 8.

SHASX: Signed Halving Add and Subtract with Exchange.

SHSAX: Signed Halving Subtract and Add with Exchange.

SHSUB16: Signed Halving Subtract 16.

SHSUB8: Signed Halving Subtract 8.

SMC: Secure Monitor Call.

SMLABB, SMLABT, SMLATB, SMLATT: Signed Multiply Accumulate (halfwords).

SMLAD, SMLADX: Signed Multiply Accumulate Dual.

SMLAL, SMLALS: Signed Multiply Accumulate Long.

SMLALBB, SMLALBT, SMLALTB, SMLALTT: Signed Multiply Accumulate Long (halfwords).

SMLALD, SMLALDX: Signed Multiply Accumulate Long Dual.

SMLAWB, SMLAWT: Signed Multiply Accumulate (word by halfword).

SMLSD, SMLSDX: Signed Multiply Subtract Dual.

SMLSLD, SMLSLDX: Signed Multiply Subtract Long Dual.

SMMLA, SMMLAR: Signed Most Significant Word Multiply Accumulate.

SMMLS, SMMLSR: Signed Most Significant Word Multiply Subtract.

SMMUL, SMMULR: Signed Most Significant Word Multiply.

SMUAD, SMUADX: Signed Dual Multiply Add.

SMULBB, SMULBT, SMULTB, SMULTT: Signed Multiply (halfwords).

SMULL, SMULLS: Signed Multiply Long.

SMULWB, SMULWT: Signed Multiply (word by halfword).

SMUSD, SMUSDX: Signed Multiply Subtract Dual.

SRS, SRSDA, SRSDB, SRSIA, SRSIB: Store Return State.

SSAT: Signed Saturate.

SSAT16: Signed Saturate 16.

SSAX: Signed Subtract and Add with Exchange.

SSBB: Speculative Store Bypass Barrier.

SSUB16: Signed Subtract 16.

SSUB8: Signed Subtract 8.

STC: Store data to System register.

STL: Store-Release Word.

STLB: Store-Release Byte.

STLEX: Store-Release Exclusive Word.

STLEXB: Store-Release Exclusive Byte.

STLEXD: Store-Release Exclusive Doubleword.

STLEXH: Store-Release Exclusive Halfword.

STLH: Store-Release Halfword.

STM (User registers): Store Multiple (User registers).

STM, STMIA, STMEA: Store Multiple (Increment After, Empty Ascending).

STMDA, STMED: Store Multiple Decrement After (Empty Descending).

STMDB, STMFD: Store Multiple Decrement Before (Full Descending).

STMIB, STMFA: Store Multiple Increment Before (Full Ascending).

STR (immediate): Store Register (immediate).

STR (register): Store Register (register).

STRB (immediate): Store Register Byte (immediate).

STRB (register): Store Register Byte (register).

STRBT: Store Register Byte Unprivileged.

STRD (immediate): Store Register Dual (immediate).

STRD (register): Store Register Dual (register).

STREX: Store Register Exclusive.

STREXB: Store Register Exclusive Byte.

STREXD: Store Register Exclusive Doubleword.

STREXH: Store Register Exclusive Halfword.

STRH (immediate): Store Register Halfword (immediate).

STRH (register): Store Register Halfword (register).

STRHT: Store Register Halfword Unprivileged.

STRT: Store Register Unprivileged.

SUB (immediate, from PC): Subtract from PC: an alias of ADR.

SUB, SUBS (immediate): Subtract (immediate).

SUB, SUBS (register): Subtract (register).

SUB, SUBS (register-shifted register): Subtract (register-shifted register).

SUB, SUBS (SP minus immediate): Subtract from SP (immediate).

SUB, SUBS (SP minus register): Subtract from SP (register).

SVC: Supervisor Call.

SXTAB: Signed Extend and Add Byte.

SXTAB16: Signed Extend and Add Byte 16.

SXTAH: Signed Extend and Add Halfword.

SXTB: Signed Extend Byte.

SXTB16: Signed Extend Byte 16.

SXTH: Signed Extend Halfword.

TBB, TBH: Table Branch Byte or Halfword.

TEQ (immediate): Test Equivalence (immediate).

TEQ (register): Test Equivalence (register).

TEQ (register-shifted register): Test Equivalence (register-shifted register).

TSB CSYNC: Trace Synchronization Barrier.

TST (immediate): Test (immediate).

TST (register): Test (register).

TST (register-shifted register): Test (register-shifted register).

UADD16: Unsigned Add 16.

UADD8: Unsigned Add 8.

UASX: Unsigned Add and Subtract with Exchange.

UBFX: Unsigned Bit Field Extract.

UDF: Permanently Undefined.

UDIV: Unsigned Divide.

UHADD16: Unsigned Halving Add 16.

UHADD8: Unsigned Halving Add 8.

UHASX: Unsigned Halving Add and Subtract with Exchange.

UHSAX: Unsigned Halving Subtract and Add with Exchange.

UHSUB16: Unsigned Halving Subtract 16.

UHSUB8: Unsigned Halving Subtract 8.

UMAAL: Unsigned Multiply Accumulate Accumulate Long.

UMLAL, UMLALS: Unsigned Multiply Accumulate Long.

UMULL, UMULLS: Unsigned Multiply Long.

UQADD16: Unsigned Saturating Add 16.

UQADD8: Unsigned Saturating Add 8.

UQASX: Unsigned Saturating Add and Subtract with Exchange.

UQSAX: Unsigned Saturating Subtract and Add with Exchange.

UQSUB16: Unsigned Saturating Subtract 16.

UQSUB8: Unsigned Saturating Subtract 8.

USAD8: Unsigned Sum of Absolute Differences.

USADA8: Unsigned Sum of Absolute Differences and Accumulate.

USAT: Unsigned Saturate.

USAT16: Unsigned Saturate 16.

USAX: Unsigned Subtract and Add with Exchange.

USUB16: Unsigned Subtract 16.

USUB8: Unsigned Subtract 8.

UXTAB: Unsigned Extend and Add Byte.

UXTAB16: Unsigned Extend and Add Byte 16.

UXTAH: Unsigned Extend and Add Halfword.

UXTB: Unsigned Extend Byte.

UXTB16: Unsigned Extend Byte 16.

UXTH: Unsigned Extend Halfword.

WFE: Wait For Event.

WFI: Wait For Interrupt.

YIELD: Yield hint.

 $\text{Internal version only: isa } \textcolor{red}{\text{v01_24}} \textcolor{blue}{\text{v01_19}} \text{, pseudocode } \textcolor{blue}{\text{v2020-12}} \textcolor{blue}{\text{v2020-09_xml}} \text{, sve } \textcolor{blue}{\text{v2020-12-3-g87778bb}} \textcolor{blue}{\text{v2020-09_rc3}} \text{; Build timestamp: } \textcolor{blue}{\text{2020-12-17T15}} \textcolor{blue}{\text{2020-09_30T21}} \textcolor{blue}{\text{:2035}}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

DCPS1

Debug Change PE State to EL1 allows the debugger to move the PE into EL1 from EL0 or to a specific mode at the current Exception level. Level.

DCPS1 is UNDEFINED if any of:

- The PE is in Non-debug state.
- EL2 is implemented, EL2 is implemented and enabled in the current Security state, and any of:
 - EL2 is using AArch32 and HCR.TGE is set to 1.
 - EL2 is using AArch64 and HCR_EL2.TGE is set to 1.

When the PE executes DCPS1 at EL0, EL1 or EL3:

- If EL3 or EL1 is using AArch32, the PE enters SVC mode and LR_svc, SPSR_svc, DLR, and DSPSR become UNKNOWN. If DCPS1 is executed in Monitor mode, SCR.NS is cleared to 0.
- If EL1 is using AArch64, the PE enters EL1 using AArch64, selects SP_EL1, and ELR_EL1, ESR_EL1, SPSR EL1, DLR EL0 and DSPSR EL0 become UNKNOWN.

When the PE executes DCPS1 at EL2 the PE does not change mode, and ELR_hyp, HSR, SPSR_hyp, DLR and DSPSR become unknown.

For more information on the operation of this instruction, see *DCPS*.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	0	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

T1

DCPS1

// No additional decoding required.

DCPS1 Page 11

Operation

```
if !Halted() then UNDEFINED;
if <u>EL2Enabled()</u> && PSTATE.EL == <u>EL0</u> then
    tge = if <a href="ELUsingAArch32">ELUsingAArch32</a>(EL2) then HCR.TGE else HCR_EL2.TGE;
    if tge == '1' then UNDEFINED;
if PSTATE.EL != <u>EL0</u> || <u>ELUsingAArch32(EL1)</u> then
    if PSTATE.M == M32\_Monitor then SCR.NS = '0';
    if PSTATE.EL != EL2 then
        AArch32.WriteMode(M32_Svc);
        PSTATE.E = SCTLR.EE;
        if HavePANExt() && SCTLR.SPAN == '0' then PSTATE.PAN = '1';
        LR_svc = bits(32) UNKNOWN;
        SPSR\_svc = bits(32) UNKNOWN;
    else
        PSTATE.E = HSCTLR.EE;
        ELR_hyp = bits(32) UNKNOWN;
        HSR = bits(32) UNKNOWN;
        SPSR_hyp = bits(32) UNKNOWN;
    DLR = bits(32) UNKNOWN;
    DSPSR = bits(32) UNKNOWN;
else
                                               // Targeting EL1 using AArch64
    AArch64.MaybeZeroRegisterUppers();
    MaybeZeroSVEUppers(EL1);
    PSTATE.nRW = '0';
    PSTATE.SP = '1';
    PSTATE.EL = EL1;
    if HavePANExt() && SCTLR_EL1.SPAN == '0' then PSTATE.PAN = '1';
    if HaveUA0Ext() then PSTATE.UA0 = '0';
    ELR_EL1 = bits(64) UNKNOWN;
    ESR EL1 = bits(64) UNKNOWN;
    SPSR_EL1 = bits(64) UNKNOWN;
    DLR EL0 = bits(64) UNKNOWN;
    DSPSR_EL0 = bits(64) UNKNOWN;
    // SCTLR_EL1.IESB might be ignored in Debug state.
    if <a href="HaveIESB">HaveIESB</a>() && SCTLR_EL1.IESB == '1' && !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) the
        SynchronizeErrors();
UpdateEDSCRFields();
                                               // Update EDSCR PE state flags
```

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

DCPS1 Page 12

DCPS3

Debug Change PE State to EL3 allows the debugger to move the PE into EL3 from a lower Exception levelLevel or to a specific mode at the current Exception level.Level.

DCPS3 is UNDEFINED if any of:

- The PE is in Non-debug state.
- EL3 is not implemented.
- EDSCR.SDD is set to 1.

When the PE executes DCPS3:

- If EL3 is using AArch32, the PE enters Monitor mode and LR_mon, SPSR_mon, DLR and DSPSR become UNKNOWN. If DCPS3 is executed in Monitor mode, SCR.NS is cleared to 0.
- If EL3 is using AArch64, the PE enters EL3 using AArch64, selects SP_EL3, and ELR_EL3, ESR_EL3, SPSR EL3, DLR EL0 and DSPSR EL0 become UNKNOWN.

For more information on the operation of this instruction, see *DCPS*.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

T1

DCPS3

if !HaveEL(EL3) then UNDEFINED;

DCPS3 Page 13

Operation

```
if !Halted() || EDSCR.SDD == '1' then UNDEFINED;
if ELUsingAArch32(EL3) then
    from secure = IsSecure();
    if PSTATE.M == M32 Monitor then SCR.NS = '0';
    AArch32.WriteMode(M32_Monitor);
    if <a href="HavePANExt">HavePANExt</a>() then
        if !from_secure then
            PSTATE.PAN = '0';
        elsif SCTLR.SPAN == '0' then
            PSTATE.PAN = '1';
    PSTATE.E = SCTLR.EE;
    LR_mon = bits(32) UNKNOWN;
    SPSR_mon = bits(32) UNKNOWN;
    DLR = bits(32) UNKNOWN;
    DSPSR = bits(32) UNKNOWN;
else
                                              // Targeting EL3 using AArch64
    AArch64.MaybeZeroRegisterUppers();
    MaybeZeroSVEUppers(EL3);
    PSTATE.nRW = '0';
    PSTATE.SP = '1';
    PSTATE.EL = EL3;
    if HaveUA0Ext() then PSTATE.UA0 = '0';
    ELR_EL3 = bits(64) UNKNOWN;
    ESR_EL3 = bits(64) UNKNOWN;
    SPSR_EL3 = bits(64) UNKNOWN;
    DLR EL0 = bits(64) UNKNOWN;
    DSPSR_EL0 = bits(64) UNKNOWN;
    sync_errors = HaveIESB() && SCTLR_EL3.IESB == '1';
    if HaveDoubleFaultExt() && SCR_EL3.EA == '1' && SCR_EL3.NMEA == '1' then
        sync_errors = TRUE;
    // SCTLR EL3.IESB might be ignored in Debug state.
    if !ConstrainUnpredictableBool(Unpredictable IESBinDebug) then
        sync_errors = FALSE;
    if sync_errors then <u>SynchronizeErrors();</u>
UpdateEDSCRFields();
                                             // Update EDSCR PE state flags
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

DCPS3 Page 14

DSB

Data Synchronization Barrier is a memory barrier that ensures the completion of memory accesses, see *Data Synchronization Barrier (DSB)*.

An AArch32 DSB instruction does not require the completion of any AArch64 TLB maintenance instructions, regardless of the nXS qualifier, appearing in program order before the AArch32 DSB.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1	0	1	1	1	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(0)	(0)	(0)	(0)	0	1	0	0	-:	= 0)0x	5
																													opt	ion	

A1

```
DSB{<c>}{<q>} {<option>}
// No additional decoding required
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	1	0	1	1	(1)	(1)	(1)	(1)	1	0	(0)	0	(1)	(1)	(1)	(1)	0	1	0	0	!	= 0)0x)
																													opt	ion	_

T1

```
DSB{<c>}{<q>} {<option>}
```

// No additional decoding required

For more information about the CONSTRAINED UNPREDICTABLE behavior, see *Architectural Constraints on UNPREDICTABLE behaviors*.

Assembler Symbols

<c> For encoding A1: see Standard assembler syntax fields. Must be AL or omitted.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<option> Specifies an optional limitation on the barrier operation. Values are:

SY

Full system is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Can be omitted. This option is referred to as the full system barrier. Encoded as option = 0b1111.

ST

Full system is the required shareability domain, writes are the required access type, both before and after the barrier instruction. SYST is a synonym for ST. Encoded as option = 0b1110.

LD

Full system is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as option = 0b1101.

DSB Page 15

ISH

Inner Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as option = 0b1011.

ISHST

Inner Shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as option = 0b1010.

ISHLD

Inner Shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as option = 0b1001.

NSH

Non-shareable is the required shareability domain, reads and writes are the required access, both before and after the barrier instruction. Encoded as option = 0b0111.

NSHST

Non-shareable is the required shareability domain, writes are the required access type both before and after the barrier instruction. Encoded as option = 0b0110.

NSHLD

Non-shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as option = 0b0101.

OSH

Outer Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as option = 0b0011.

OSHST

Outer Shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as option = 0b0010.

OSHLD

Outer Shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as option = 0b0001.

For more information on whether an access is before or after a barrier instruction, see *Data Synchronization Barrier (DSB)*. All other encodings of option are reserved, other than the values 0b0000 and 0b0100. All unsupported and reserved options must execute as a full system DSB operation, but software must not rely on this behavior.

The value 0b0000 is used to encode SSBB and the value 0b0100 is used to encode PSSBB.

The instruction supports the following alternative <option> values, but Arm recommends that software does not use these alternative values:

- SH as an alias for ISH.
- · SHST as an alias for ISHST.
- UN as an alias for NSH.
- UNST as an alias for NSHST.

DSB Page 16

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    if case option of
        when '0001' domain = HaveFeatXS() && HaveFeatHCX() then
        nXS = (PSTATE.EL IN {EL0, EL1} && !ELUsingAArch32(EL2) &&
            IsHCRXEL2Enabled() && HCRX_EL2.FnXS == '1');
    else
        nXS = FALSE;
    case option of
        when '0001'
                     domain = MBReqDomain OuterShareable;
                                                             types = MBReqTypes Reads;
        when '0010'
                     domain = MBReqDomain_OuterShareable;
                                                             types = MBReqTypes_Writes;
        when '0011'
                     domain = MBReqDomain OuterShareable;
                                                             types = MBReqTypes All;
        when '0101'
                     domain = MBReqDomain_Nonshareable;
                                                             types = MBReqTypes_Reads;
        when '0110'
                     domain = MBReqDomain_Nonshareable;
                                                             types = MBReqTypes_Writes;
        when '0111'
                     domain = MBReqDomain Nonshareable;
                                                             types = MBReqTypes All;
        when '1001'
                     domain = MBReqDomain InnerShareable;
                                                             types = MBReqTypes_Reads;
        when '1010'
                     domain = MBReqDomain_InnerShareable;
                                                             types = MBReqTypes Writes;
                     domain = MBReqDomain_InnerShareable;
        when '1011'
                                                             types = MBReqTypes_All;
                     domain = MBReqDomain_FullSystem;
        when '1101'
                                                             types = MBReqTypes_Reads;
                     domain = MBReqDomain_FullSystem;
        when '1110'
                                                             types = MBReqTypes Writes;
        otherwise
                     option == '0000' then SEE "SSBB";
option == '0100' then SEE "PSSBB";
            if
            elsif
                     domain = MBReqDomain_FullSystem;
                                                             types = MBReqTypes_All;
            else
    if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then
        if HCR.BSU == '11' then
            domain = MBReqDomain FullSystem;
        if HCR.BSU == '10' && domain != MBReqDomain FullSystem then
            domain = MBReqDomain_OuterShareable;
        if HCR.BSU == '01' && domain == MBReqDomain Nonshareable then
            domain = MBReqDomain_InnerShareable;
    DataSynchronizationBarrier(domain, types, nXS); (domain, types);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: $2020-12-17T15\frac{2020-09-30T21}{2020-12-17T15}}$

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

DSB Page 17

ESB

Error Synchronization Barrier is an error synchronization event that might also update DISR and VDISR. This instruction can be used at all Exception levels and in Debug state.

In Debug state, this instruction behaves as if SError interrupts are masked at all Exception levels. See Error Synchronization Barrier in the ARM(R) Reliability, Availability, and Serviceability (RAS) Specification, Armv8, for Armv8-A architecture profile.

If the RAS Extension is not implemented, this instruction executes as a NOP.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_RASArmv8.2)

A1

```
ESB{<c>}{<q>}
if !HaveRASExt() then EndOfInstruction(); // Instruction executes as NOP
if cond != '1110' then UNPREDICTABLE; // ESB must be encoded with AL condition
```

CONSTRAINED UNPREDICTABLE behavior

If **cond** != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes unconditionally.
- The instruction executes conditionally.

T1

(FEAT RASArmv8.2)

T1

```
ESB{<c>}{<q>}

if !HaveRASExt() then EndOfInstruction(); // Instruction executes as NOP
if InITBlock() then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- · The instruction executes unconditionally.
- The instruction executes conditionally.

Assembler Symbols

<c> See Standard assembler syntax fields.

ESB Page 18

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();

SynchronizeErrors();
AArch32.ESBOperation();
if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch32.vESBOperation();
TakeUnmaskedSErrorInterrupts();
```

 $Internal \ version \ only: is a \ \hline v01_24 \\ \hline v01_24 \\ \hline v01_19 \\ , \ pseudocode \ \hline v2020-12 \\ \hline v2020-12 \\ \hline v2020-09_xml \\ , \ sve \ \hline v2020-12-3-g87778 \\ bb \\ \hline v2020-09_re3 \\ ; \ Build \ timestamp: \\ \hline 2020-12-17T15 \\ \hline 2020-09_30T21 \\ ; \ 2035 \\ \hline v2020-12-17T15 \\ \hline v2020-09_30T21 \\ ; \ v2020-12-17T15 \\ \hline v2020-09_30T21 \\ ; \ v2020-12-17T15 \\ \hline v2020-12-17T15 \\ \hline$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

ESB Page 19

LDM, LDMIA, LDMFD

Load Multiple (Increment After, Full Descending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations start at this address, and the address just above the highest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Load Multiple ordering behaviors in AArch32 state, for more information see *FEAT_LSMAOC*. The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC*. Related system instructions are *LDM (User registers)* and *LDM (exception return)*.

This instruction is used by the alias **POP** (multiple registers).

It has encodings from the following instruction sets: A32 (A1) and T32 (T1 and T2).

A1

 31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	0	1	0	8	1		R	n								reg	gist	er_l	list						
cond																												

A1

```
LDM{IA}{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

LDMFD{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Full Descending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1		Rn				red	gist	er	list		

```
LDM{IA}{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

LDMFD{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Full Descending stack)

n = UInt(Rn); registers = '000000000':register_list; wback = (registers<n> == '0');
if BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

T2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	0	1	0	W	1		R	n		Р	Μ						reg	gist	er_l	list					

T2

```
LDM{IA}{<c>}.W <Rn>{!}, <registers> // (Preferred syntax, if <Rn>, '!' and <registers> can be represented
LDMFD{<c>}.W <Rn>{!}, <registers> // (Alternate syntax, Full Descending stack, if <Rn>, '!' and <register
LDM{IA}{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

LDMFD{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Full Descending stack)

n = UInt(Rn); registers = P:M:register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 2 || (P == '1' && M == '1') then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
if registers<13> == '1' then UNPREDICTABLE;
if registers<15> == '1' && InITBlock() && !LastInITBlock() then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.

If BitCount(registers) == 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction loads a single register using the specified addressing modes.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If registers<13> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode, but R13 is UNKNOWN.

If P == '1' && M == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction loads the register list and either R14 or R15, both R14 and R15, or neither of these registers.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

IA Is an optional suffix for the Increment After form.

<c> See Standard assembler syntax fields.

See Standard assembler syntax fields.

Is the general-purpose base register, encoded in the "Rn" field. <Rn>

For encoding A1 and T2: the address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

For encoding T1: the address adjusted by the size of the data loaded is written back to the base register. It is omitted if <Rn> is included in <registers>, otherwise it must be present.

<registers>

For encoding A1: is a list of one or more registers to be loaded, separated by commas and surrounded by { and }.

The PC can be in the list.

Arm deprecates using these instructions with both the LR and the PC in the list.

For encoding T1: is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R7, encoded in the "register list" field.

For encoding T2: is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R12, encoded in the "register list" field, and can optionally contain one of the LR or the PC. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0. If the PC is in the list, the "P" field is set to 1, otherwise it defaults to 0. If the PC is in the list:

- The LR must not be in the list.
- The instruction must be either outside any IT block, or the last instruction in an IT block.

Alias Conditions

Alias	Of variant	Is preferred when
POP (multiple registers)	T2	W == '1' && Rn == '1101' && <u>BitCount</u> (P:M:register_list) > 1
POP (multiple registers)	A1	W == '1' && Rn == '1101' && <u>BitCount</u> (register_list) > 1

Operation

```
if ConditionPassed() then
     EncodingSpecificOperations();
      address = R[n];
      for i = 0 to 14
            if registers < i> == '1' then
     R[i] = MemSMemA[address,4];
if registers<15> == '1' then
    LoadWritePC(MemSMemA[address,4]);
                                                             address = address + 4;
     if wback && registers<n> == '0' then R[n] = R[n] + 4*BitCount(registers); if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
```

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

 $\text{Internal version only: isa } \frac{\text{v01_24} \text{v01_19}}{\text{constant}}, \text{ pseudocode } \frac{\text{v2020-12} \frac{\text{v2020-09_xml}}{\text{constant}}, \text{ sve } \frac{\text{v2020-12-3-g87778bb} \frac{\text{v2020-09_re3}}{\text{constant}}; \text{ Build timestamp: } \frac{\text{constant}}{\text{constant}}; \frac{\text{constant}}{\text{constan$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

LDM (exception return)

Load Multiple (exception return) loads multiple registers from consecutive memory locations using an address from a base register. The *SPSR* of the current mode is copied to the *CPSR*. An address adjusted by the size of the data loaded can optionally be written back to the base register.

The registers loaded include the PC. The word loaded for the PC is treated as an address and a branch occurs to that address.

Load Multiple (exception return) is:

- UNDEFINED in Hyp mode.
- UNPREDICTABLE in debug state, and in User mode and System mode.

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	Р	U	1	W	1		R	n		1						r	egis	ster	_lis	t					
cond																												

A1

```
LDM{<amode>}{<c>}{<q>} <Rn>{!}, <registers_with_pc>^

n = UInt(Rn); registers = register_list;
wback = (W == '1'); increment = (U == '1'); wordhigher = (P == U);
if n == 15 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all the loads using the specified addressing mode and the content of the register being written back is UNKNOWN. In addition, if an exception occurs during the execution of this instruction, the base address might be corrupted so that the instruction cannot be repeated.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<amode> is one of:

DA

Decrement After. The consecutive memory addresses end at the address in the base register. Encoded as $P=0,\,U=0.$

FA

Full Ascending. For this instruction, a synonym for DA.

DB

Decrement Before. The consecutive memory addresses end one word below the address in the base register. Encoded as P = 1, U = 0.

EA

Empty Ascending. For this instruction, a synonym for DB.

IA

Increment After. The consecutive memory addresses start at the address in the base register. This is the default. Encoded as P=0, U=1.

FDFull Descending. For this instruction, a synonym for IA.

IB Increment Before. The consecutive memory addresses start one word above the address in the base register. Encoded as P=1, U=1.

Empty Descending. For this instruction, a synonym for IB.

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers_with_pc> Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be loaded. The registers are loaded with the lowest-numbered register from the lowest memory address, through to the highest-numbered register from the highest memory address. The PC must be specified in the register list, and the instruction causes a branch to the address (data) loaded into the PC. See also Encoding of lists of general-purpose registers and the PC.

Instructions with similar syntax but without the PC included in the registers list are described in LDM (User registers).

Operation

```
if <a href="ConditionPassed">ConditionPassed</a>() then
    EncodingSpecificOperations();
    if PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.M IN {M32 User, M32 System} then
        UNPREDICTABLE;
                                                 // UNDEFINED or NOP
    else
        length = 4*BitCount(registers) + 4;
        address = if increment then R[n] else R[n]-length;
        if wordhigher then address = address+4;
        for i = 0 to 14
             if registers<i> == '1' then
                R[i] = MemSMemA[address,4];
                                               address = address + 4;
        new_pc_value = MemSMemA[address,4];
        if wback && registers<n> == '0' then R[n] = if increment then R[n]+length else R[n]-length;
        if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
        AArch32.ExceptionReturn(new_pc_value, SPSR[]);
```

CONSTRAINED UNPREDICTABLE behavior

If PSTATE.M IN {M32 User, M32 System}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

Internal version only: is a $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21; 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

LDM (User registers)

In an EL1 mode other than System mode, Load Multiple (User registers) loads multiple User mode registers from consecutive memory locations using an address from a base register. The registers loaded cannot include the PC. The PE reads the base register value normally, using the current mode to determine the correct Banked version of the register. This instruction cannot writeback to the base register.

Load Multiple (User registers) is UNDEFINED in Hyp mode, and UNPREDICTABLE in User and System modes.

Armv8.2 permits the deprecation of some Load Multiple ordering behaviors in AArch32 state, for more information see *FEAT LSMAOC*.

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	1	0	0	Р	U	1	(0)	1		R	n		0						r	egi	ster	_lis	t					
cond																												

A1

```
LDM{<amode>}{<c>}{<q>} <Rn>, <registers_without_pc>^

n = UInt(Rn); registers = register_list; increment = (U == '1'); wordhigher = (P == U);
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<amode> is one of:

DA

Decrement After. The consecutive memory addresses end at the address in the base register. Encoded as P=0, U=0.

FA

Full Ascending. For this instruction, a synonym for DA.

DB

Decrement Before. The consecutive memory addresses end one word below the address in the base register. Encoded as P=1, U=0.

EA

Empty Ascending. For this instruction, a synonym for DB.

ΙA

Increment After. The consecutive memory addresses start at the address in the base register. This is the default. Encoded as P=0, U=1.

FD

Full Descending. For this instruction, a synonym for IA.

IB Increment Before. The consecutive memory addresses start one word above the address in the base register. Encoded as $P=1,\,U=1.$

ED

Empty Descending. For this instruction, a synonym for IB.

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

<registers without pc>

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be loaded by the LDM instruction. The registers are loaded with the lowest-numbered register from the lowest memory address, through to the highest-numbered register from the highest memory address. The PC must not be in the register list. See also *Encoding of lists of general-purpose registers and the PC*.

Instructions with similar syntax but with the PC included in <registers_without_pc> are described in *LDM (exception return)*.

Operation

CONSTRAINED UNPREDICTABLE behavior

If PSTATE.M IN {M32_User, M32_System}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

LDMDA, LDMFA

Load Multiple Decrement After (Full Ascending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations end at this address, and the address just below the lowest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Load Multiple ordering behaviors in AArch32 state, for more information see *FEAT_LSMAOC*. The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC*. Related system instructions are *LDM (User registers)* and *LDM (exception return)*.

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	0	0	0	W	1		R	n								reg	gist	er_l	list						
cond																												

Α1

```
LDMDA{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

LDMFA{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Full Ascending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register
 that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base
 address might be corrupted so that the instruction cannot be repeated.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] - 4*BitCount(registers) + 4;
    for i = 0 to 14
        if registers<i> == '1' then
            R[i] = MemSMemA[address,4]; address = address + 4;
    if registers<1>> == '1' then
            LoadWritePC(MemSMemA[address,4]);
    if wback && registers<n> == '0' then R[n] = R[n] - 4*BitCount(registers);
    if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
```

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

 $Copyright @\ 2010-2020\ Arm\ Limited\ or\ its\ affiliates.\ All\ rights\ reserved.\ This\ document\ is\ Non-Confidential.$

LDMDB, LDMEA

Load Multiple Decrement Before (Empty Ascending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations end just below this address, and the address of the lowest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Load Multiple ordering behaviors in AArch32 state, for more information see *FEAT_LSMAOC*. The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC*. Related system instructions are *LDM (User registers)* and *LDM (exception return)*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	1	0	0	W	1		R	n								reg	gist	er_l	list						
cond																												

A1

```
LDMDB{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

LDMEA{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Empty Ascending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	1	0	0	W	1		R	ln		Р	М						re	gist	er_l	list					

```
LDMDB{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)
LDMEA{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Empty Ascending stack)
n = UInt(Rn); registers = P:M:register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 2 || (P == '1' && M == '1') then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
if registers<13> == '1' then UNPREDICTABLE;
if registers<15> == '1' && InITBlock() && !LastInITBlock() then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If BitCount(registers) == 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction loads a single register using the specified addressing modes.
- The instruction executes as LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If registers<13> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode, but R13 is UNKNOWN.

If P == '1' && M == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

The PC can be in the list.

• The instruction loads the register list and either R14 or R15, both R14 and R15, or neither of these registers.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

<c>

```
See Standard assembler syntax fields.
              See Standard assembler syntax fields.
<Rn>
              Is the general-purpose base register, encoded in the "Rn" field.
              The address adjusted by the size of the data loaded is written back to the base register. If specified, it is
              encoded in the "W" field as 1, otherwise this field defaults to 0.
<registers>
              For encoding A1: is a list of one or more registers to be loaded, separated by commas and surrounded
              by { and }.
```

Arm deprecates using these instructions with both the LR and the PC in the list.

For encoding T1: is a list of one or more registers to be loaded, separated by commas and surrounded by $\{$ and $\}$. The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain one of the LR or the PC. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0. If the PC is in the list, the "P" field is set to 1, otherwise it defaults to 0. If the PC is in the list:

- The LR must not be in the list.
- The instruction must be either outside any IT block, or the last instruction in an IT block.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] - 4*BitCount(registers);
    for i = 0 to 14
        if registers<i> == '1' then
            R[i] = MemSMemA[address, 4]; address = address + 4;
    if registers<15> == '1' then
            LoadWritePC(MemSMemA[address, 4]);
    if wback && registers<n> == '0' then R[n] = R[n] - 4*BitCount(registers);
    if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
```

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

Internal version only: is a $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_xc3$; Build timestamp: 2020-12-17T152020-09-30T21; 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

LDMIB, LDMED

Load Multiple Increment Before (Empty Descending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations start just above this address, and the address of the last of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Load Multiple ordering behaviors in AArch32 state, for more information see *FEAT_LSMAOC*. The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC*. Related system instructions are *LDM (User registers)* and *LDM (exception return)*.

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	1	1	0	W	1		R	n								reg	gist	er_l	list						
cond																												

Δ1

```
LDMIB{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

LDMED{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Empty Descending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an LDM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is UNKNOWN. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<c></c>	See Standard assembler syntax fields.
	See Standard assembler syntax fields.
<rn></rn>	Is the general-purpose base register, encoded in the "Rn" field.
!	The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.
<registers></registers>	Is a list of one or more registers to be loaded, separated by commas and surrounded by { and }. The PC can be in the list. Arm deprecates using these instructions with both the LR and the PC in the list.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n] + 4;
    for i = 0 to 14
        if registers<i> == '1' then
            R[i] = MemSMemA[address,4]; address = address + 4;
    if registers<1>> == '1' then
            LoadWritePC(MemSMemA[address,4]);
    if wback && registers<n> == '0' then R[n] = R[n] + 4*BitCount(registers);
    if wback && registers<n> == '1' then R[n] = bits(32) UNKNOWN;
```

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

MRS

Move Special register to general-purpose register moves the value of the APSR, CPSR, or SPSR_<current_mode> into a general-purpose register.

Arm recommends the APSR form when only the N, Z, C, V, Q, and GE[3:0] bits are being written. For more information, see *APSR*.

An MRS that accesses the SPSRs is UNPREDICTABLE if executed in User mode or System mode.

An MRS that is executed in User mode and accesses the *CPSR* returns an UNKNOWN value for the *CPSR*.{E, A, I, F, M} fields.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
                                                                                7
                                                                                       5
                                                                                           4
                                                                                              3
                                                                            8
                                                                                    6
                                                                                                 2
                                                                                                    1
                                                                  |(0)|(0)| 0 |(0)| 0
 !=1111
                           0 | R | 0 | 0 | (1) (1) (1) (1)
                                                          Rd
                                                                                    0
                                                                                       0
                                                                                           0 (0) (0) (0) (0)
                    0
                       1
   cond
```

A1

```
MRS{<c>}{<q>} <Rd>, <spec_reg>

d = UInt(Rd); read_spsr = (R == '1');
if d == 15 then UNPREDICTABLE;
```

T1

T1

```
MRS{<c>}{<q>} <Rd>, <spec_reg>

d = UInt(Rd); read_spsr = (R == '1');
if d == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
```

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.

<Rd> Is the general-purpose destination register, encoded in the "Rd" field.

<spec reg> Is the special register to be accessed, encoded in "R":

R	<spec_reg></spec_reg>
0	CPSR APSR
1	SPSR

MRS Page 35

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    if read_spsr then
        if PSTATE.M IN {M32_User, M32_System} then
             UNPREDICTABLE;
        else
             R[d] = SPSR[];
    else
        // CPSR has same bit assignments as SPSR, but with the IT, J, SS, IL, and T bits masked out. bits(32) mask = '111111000 11101111 000000011 11011111';
        psr_val =
                           bits(32) mask = '111111000 00001111 00000011 11011111';
        if HavePANExt() then
            mask<22> = '1':
        if HaveDITExt() then
           mask<21> = '1';
        psr_val = GetPSRFromPSTATE(AArch32_NonDebugState) AND mask;
        if PSTATE.EL == <u>EL0</u> then
             // If accessed from User mode return UNKNOWN values for E, A, I, F bits, bits<9:6>,
             // and for the M field, bits<4:0>
             psr_val<22> = bits(1) UNKNOWN;
             psr_val<9:6> = bits(4) UNKNOWN;
             psr_val<4:0> = bits(5) UNKNOWN;
        R[d] = psr_val;
```

CONSTRAINED UNPREDICTABLE behavior

If PSTATE.M IN {M32 User, M32 System} && read spsr, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21;2035

 $\textbf{Copyright} @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.} \\$

(old) htmldiff from- (new)

MRS Page 36

SETPAN

Set Privileged Access Never writes a new value to *PSTATE*.PAN.

This instruction is available only in privileged mode and it is a NOP when executed in User mode.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
(FEAT_PANArmv8.1)
```

A1

```
SETPAN{<q>} #<imm> // (Cannot be conditional)
if !HavePANExt() then UNDEFINED;
value = imm1;
```

T1

(FEAT PANArmv8.1)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 0 1 1 0 1 1 0 0 0 0 0 (1)|imm1|(0)|(0)|(0)
```

T1

```
SETPAN{<q>} #<imm> // (Not permitted in IT block)

if InITBlock() then UNPREDICTABLE;
if !HavePANExt() then UNDEFINED;
value = imm1;
```

Assembler Symbols

<q> See Standard assembler syntax fields.

<imm> Is the unsigned immediate 0 or 1, encoded in the "imm1" field.

Operation

```
EncodingSpecificOperations();
if PSTATE.EL != ELO then
    PSTATE.PAN = value;
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

SETPAN Page 37

STM, STMIA, STMEA

Store Multiple (Increment After, Empty Ascending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations start at this address, and the address just above the last of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Store Multiple ordering behaviors in AArch32 state, for more information see *FEAT LSMAOC*. For details of related system instructions see *STM (User registers)*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	0	1	0	W	0		R	n								reg	gist	er_l	list						
cond																												

A1

```
STM{IA}{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

STMEA{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Empty Ascending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If n == 15 && wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- · The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in *Using R15*.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	0		Rn				reg	gist	er_l	list		

T1

```
STM{IA}{<c>}{<q>} <Rn>!, <registers> // (Preferred syntax)

STMEA{<c>}{<q>} <Rn>!, <registers> // (Alternate syntax, Empty Ascending stack)

n = UInt(Rn); registers = '000000000':register_list; wback = TRUE;
if BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- · The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If n == 15 && wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- · The instruction executes as NOP.
- · The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in *Using R15*.

T2

_1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	0	1	0	0	0	1	0	W	0		R	ln		(0)	М						reg	gist	er_l	list					
																	D															

T2

```
STM{IA}{<c>}.W <Rn>{!}, <registers> // (Preferred syntax, if <Rn>, '!' and <registers> can be represented
STMEA{<c>}.W <Rn>{!}, <registers> // (Alternate syntax, Empty Ascending stack, if <Rn>, '!' and <register
STM{IA}{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)
STMEA{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Empty Ascending stack)

n = UInt(Rn); registers = P:M:register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE;
if wback && registers<n> == '1' then UNPREDICTABLE;
if registers<13> == '1' then UNPREDICTABLE;
if registers<15> == '1' then UNPREDICTABLE;
if registers<15> == '1' then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If BitCount(registers) == 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as described, with no change to its behavior and no additional side effects.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored for the base register is UNKNOWN.

If registers<13> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.

• The store instruction performs all of the stores using the specified addressing mode but the value of R13 is UNKNOWN.

If registers<15> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs all of the stores using the specified addressing mode but the value of R15 is UNKNOWN.

If n == 15 && wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction executes with writeback to the PC. The instruction is handled as described in *Using R15*.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

IA Is an optional suffix for the Increment After form.

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers> For encoding A1: is a list of one or more registers to be stored, separated by commas and surrounded
by { and }.

The PC can be in the list. However, Arm deprecates the use of instructions that include the PC in the list.

If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

For encoding T1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }. The registers in the list must be in the range R0-R7, encoded in the "register_list" field. If the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

For encoding T2: is a list of one or more registers to be stored, separated by commas and surrounded by { and }.

The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain the LR. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0.

Operation

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

 $Copyright @\ 2010-2020\ Arm\ Limited\ or\ its\ affiliates.\ All\ rights\ reserved.\ This\ document\ is\ Non-Confidential.$

STM (User registers)

In an EL1 mode other than System mode, Store Multiple (User registers) stores multiple User mode registers to consecutive memory locations using an address from a base register. The PE reads the base register value normally, using the current mode to determine the correct Banked version of the register. This instruction cannot writeback to the base register.

Store Multiple (User registers) is UNDEFINED in Hyp mode, and CONSTRAINED UNPREDICTABLE in User or System modes. Armv8.2 permits the deprecation of some Store Multiple ordering behaviors in AArch32 state, for more information see *FEAT LSMAOC*.

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	1	0	0	Р	כ	1	(0)	0		R	n								reg	gist	er_l	list						
cond																												

A1

```
STM{<amode>}{<c>}{<q>} <Rn>, <registers>^
n = UInt(Rn); registers = register_list; increment = (U == '1'); wordhigher = (P == U);
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<amode> is one of:

DA

Decrement After. The consecutive memory addresses end at the address in the base register. Encoded as $P=0,\,U=0.$

ED

Empty Descending. For this instruction, a synonym for DA.

DB

Decrement Before. The consecutive memory addresses end one word below the address in the base register. Encoded as P = 1, U = 0.

FD

Full Descending. For this instruction, a synonym for DB.

IA

Increment After. The consecutive memory addresses start at the address in the base register. This is the default. Encoded as P = 0, U = 1.

EA

Empty Ascending. For this instruction, a synonym for IA.

IB Increment Before. The consecutive memory addresses start one word above the address in the base register. Encoded as P=1, U=1.

FA

Full Ascending. For this instruction, a synonym for IB.

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

<registers> Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be stored by the STM instruction. The registers are stored with the lowest-numbered register to the lowest memory address, through to the highest-numbered register to the highest memory address. See also Encoding of lists of general-purpose registers and the PC.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    if PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.M IN {M32 User, M32 System} then
        UNPREDICTABLE;
    else
        length = 4*BitCount(registers);
        address = if increment then R[n] else R[n]-length;
        if wordhigher then address = address+4;
        for i = 0 to 14
            if registers<i> == '1' then // Store User mode register
                MemSMemA[address,4] = Rmode[i, M32 User];
                address = address + 4;
        if registers<15> == '1' then
            MemSMemA[address,4] = PCStoreValue();
```

CONSTRAINED UNPREDICTABLE behavior

If PSTATE.M IN {M32_User,M32_System}, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

 $\begin{array}{c} \text{Internal version only: isa} \ \ \underline{\text{v01_24}} \\ \text{v01_19}, \ \text{pseudocode} \ \ \underline{\text{v2020-12}} \\ \text{v2020-09_xml}, \ \text{sve} \ \ \underline{\text{v2020-12-3-g87778bb}} \\ \text{v2020-12-17T15} \\ \text{2020-12-17T15} \\ \text{2020-09-30T21} \\ \text{:} \\ \text{2035} \end{array}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

STMDA, STMED

Store Multiple Decrement After (Empty Descending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations end at this address, and the address just below the lowest of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Store Multiple ordering behaviors in AArch32 state, for more information see *FEAT LSMAOC*. For details of related system instructions see *STM (User registers)*.

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	0	0	0	W	0		R	n								reg	gist	er_l	list						
cond																												

A1

```
STMDA{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

STMED{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Empty Descending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction targets an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If n == 15 && wback, then one of the following behaviors must occur:

See Standard assembler syntax fields.

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

list.

<c>

	See Standard assembler syntax fields.
<rn></rn>	Is the general-purpose base register, encoded in the "Rn" field.
!	The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0 .
<registers></registers>	Is a list of one or more registers to be stored, separated by commas and surrounded by { and }.

If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

The PC can be in the list. However, Arm deprecates the use of instructions that include the PC in the

Operation

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

 $\text{Internal version only: is a} \ \text{ } \text{v01_24} \\ \text{v01_19}, \ \text{pseudocode } \text{v2020-12} \\ \text{v2020-09_xml}, \ \text{sve } \text{v2020-12-3-g87778bb} \\ \text{v2020-09_re3} \ ; \ \text{Build timestamp: 2020-12-17T15} \\ \text{2020-09-30T21} \\ \text{:} 2035 \\ \text{:}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

STMDB, STMFD

Store Multiple Decrement Before (Full Descending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations end just below this address, and the address of the first of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Store Multiple ordering behaviors in AArch32 state, for more information see *FEAT_LSMAOC*. For details of related system instructions see *STM (User registers)*.

This instruction is used by the alias **PUSH** (multiple registers).

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

Α1

```
STMDB{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

STMFD{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Full Descending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	1	0	0	W	0		R	n		(0)	М						reg	gist	er_l	list					
																P															

T1

```
STMDB{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

STMFD{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Full Descending stack)

n = UInt(Rn); registers = P:M:register_list; wback = (W == '1');

if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE;

if wback && registers<n> == '1' then UNPREDICTABLE;

if registers<13> == '1' then UNPREDICTABLE;

if registers<15> == '1' then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers stored.

If wback && registers<n> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction executes but the value stored for the base register is UNKNOWN.

If BitCount(registers) == 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes as described, with no change to its behavior and no additional side effects.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If registers<13> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- · The instruction executes as described, with no change to its behavior and no additional side effects.
- The store instruction performs all of the stores using the specified addressing mode but the value of R13 is UNKNOWN.

If registers<15> == '1', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The store instruction performs all of the stores using the specified addressing mode but the value of R15 is UNKNOWN.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.

<registers> For encoding A1: is a list of one or more registers to be stored, separated by commas and surrounded
by { and }.

The PC can be in the list. However, Arm deprecates the use of instructions that include the PC in the list

If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

For encoding T1: is a list of one or more registers to be stored, separated by commas and surrounded by { and }.

The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain the LR. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0.

Alias Conditions

Alias	Of variant	Is preferred when
PUSH (multiple registers)	T1	W == '1' && Rn == '1101' && <u>BitCount</u> (M:register_list) > 1
PUSH (multiple registers)	A1	W == '1' && Rn == '1101' && <u>BitCount</u> (register_list) > 1

Operation

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

 $\text{Internal version only: is a} \ \text{ } \text{v01_24} \\ \text{v01_19}, \ \text{pseudocode } \text{v2020-12} \\ \text{v2020-09_xml}, \ \text{sve } \text{v2020-12-3-g87778bb} \\ \text{v2020-09_re3} \ ; \ \text{Build timestamp: 2020-12-17T15} \\ \text{2020-09-30T21} \\ \text{:} 2035 \\ \text{:}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

STMIB, STMFA

Store Multiple Increment Before (Full Ascending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations start just above this address, and the address of the last of those locations can optionally be written back to the base register.

The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also *Encoding of lists of general-purpose registers and the PC*.

Armv8.2 permits the deprecation of some Store Multiple ordering behaviors in AArch32 state, for more information see *FEAT LSMAOC*. For details of related system instructions see *STM (User registers)*.

A1

31 30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 111	1	1	0	0	1	1	0	W	0		R	ln								reg	gist	er_l	list						
cond																													

A1

```
STMIB{<c>}{<q>} <Rn>{!}, <registers> // (Preferred syntax)

STMFA{<c>}{<q>} <Rn>{!}, <registers> // (Alternate syntax, Full Ascending stack)

n = UInt(Rn); registers = register_list; wback = (W == '1');
if n == 15 || BitCount(registers) < 1 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If BitCount(registers) < 1, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction operates as an STM with the same addressing mode but targeting an unspecified set of registers. These registers might include R15.

If n == 15 && wback, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The instruction executes without writeback of the base address.
- The instruction uses the addressing mode described in the equivalent immediate offset instruction.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<c></c>	See Standard assembler syntax fields.
	See Standard assembler syntax fields.
<rn></rn>	Is the general-purpose base register, encoded in the "Rn" field.
!	The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0 .
<registers></registers>	Is a list of one or more registers to be stored, separated by commas and surrounded by { and }.

The PC can be in the list. However, Arm deprecates the use of instructions that include the PC in the list.

If base register writeback is specified, and the base register is not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register.

Operation

Operational information

If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

 $\textbf{Copyright} \ @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.} \\$

SUB, SUBS (immediate)

Subtract (immediate) subtracts an immediate value from a register value, and writes the result to the destination register.

If the destination register is not the PC, the SUBS variant of the instruction updates the condition flags based on the result.

The field descriptions for <Rd> identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:

- The SUB variant of the instruction is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC*.
- The SUBS variant of the instruction performs an exception return without the use of the stack. In this case:
 - The PE branches to the address written to the PC, and restores *PSTATE* from SPSR <current mode>.
 - The PE checks SPSR_<current_mode> for an illegal return event. See Illegal return events from AArch32 state.
 - The instruction is UNDEFINED in Hyp mode, except for encoding T5 with <imm8> set to zero, which
 is the encoding for the ERET instruction, see *ERET*.
 - The instruction is CONSTRAINED UNPREDICTABLE in User mode and System mode.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1, T2, T3, T4 and T5).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	0	0	1	0	0	1	0	S		R	ln			R	.d							imn	n12					
cond																												

SUB (S == 0 && Rn != 11x1)

```
SUB{<c>}{<q>} {<Rd>,} <Rn>, #<const>
```

```
SUBS (S == 1 && Rn != 1101)
```

```
SUBS{<c>}{<q>} {<Rd>,} <Rn>, #<const>

if Rn == '1111' && S == '0' then SEE "ADR";
if Rn == '1101' then SEE "SUB (SP minus immediate)";
d = UInt(Rd); n = UInt(Rn); setflags = (S == '1'); imm32 = A32ExpandImm(imm12);
```

T1

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 0 1 1 1 1 | mm3 | Rn | Rd
```

Т1

```
SUB<c>{<q>} <Rd>, <Rn>, #<imm3> // (Inside IT block)

SUBS{<q>} <Rd>, <Rn>, #<imm3> // (Outside IT block)

d = UInt(Rd); n = UInt(Rn); setflags = !InITBlock(); imm32 = ZeroExtend(imm3, 32);
```

T2

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 1 1 1 Rdn imm8
```

```
T2
```

```
SUB<c>{<q>} <Rdn>, #<imm8> // (Inside IT block, and <Rdn>, <imm8> can be represented in T1)

SUB<c>{<q>} {<Rdn>,} <Rdn>, #<imm8> // (Inside IT block, and <Rdn>, <imm8> cannot be represented in T1)

SUBS{<q>} <Rdn>, #<imm8> // (Outside IT block, and <Rdn>, <imm8> can be represented in T1)

SUBS{<q>} {<Rdn>,} <Rdn>, #<imm8> // (Outside IT block, and <Rdn>, <imm8> can be represented in T1)

d = UInt(Rdn); n = UInt(Rdn); setflags = !InITBlock(); imm32 = ZeroExtend(imm8, 32);
```

T3

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	0	1	1	0	1	S		= 1	101	L	0	İI	mm	3		R	d					im	m8			
													D	'n																	

SUB(S == 0)

SUB<c>.W {<Rd>,} <Rn>, #<const> // (Inside IT block, and <Rd>, <Rn>, <const> can be represented in T1 or SUB{<c>}{<q>} {<Rd>,} <Rn>, #<const>

SUBS (S == 1 && Rd != 1111)

SUBS.W {<Rd>,} <Rn>, #<const> // (Outside IT block, and <Rd>, <Rn>, <const> can be represented in T1 or SUBS{<c>}{<q>} {<Rd>,} <Rn>, #<const>

if Rd == '1111' && S == '1' then SEE "CMP (immediate)";

if Rn == '1101' then SEE "SUB (SP minus immediate)";

d = UInt(Rd); n = UInt(Rn); setflags = (S == '1'); imm32 = T32ExpandImm(i:imm3:imm8);

if (d == 15 && !setflags) || n == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13

T4

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	1	0	1	0	1	0		!= 1	11x	1	0	ir	nm	3		R	d					im	m8			
													R	ln																	

Т4

```
SUB{<c>}{<q>} {<Rd>,} <Rn>, #<imm12> // (<imm12> cannot be represented in T1, T2, or T3)
SUBW{<c>}{<q>} {<Rd>,} <Rn>, #<imm12> // (<imm12> can be represented in T1, T2, or T3)

if Rn == '1111' then SEE "ADR";
if Rn == '1101' then SEE "SUB (SP minus immediate)";
d = UInt(Rd); n = UInt(Rn); setflags = FALSE; imm32 = ZeroExtend(i:imm3:imm8, 32);
if d == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
```

T5

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	1	1	0	1	(1	L) (1 (0)	l) (: Rn	1)	1	0	(0)	0	(1)	(1)	(1)	(1)		imı	m8	!= (000	000	000	
													R	n													im	m8			

T5 (!(Rn == 1110 && imm8 == 00000000))

```
SUBS{<c>}{<q>} PC, LR, #<imm8>

if Rn == '1110' && IsZero(imm8) then SEE "ERET";
d = 15; n = UInt(Rn); setflags = TRUE; imm32 = ZeroExtend(imm8, 32);
if n != 14 then UNPREDICTABLE;
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;
```

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*, and particularly *SUBS PC. LR and related instructions (A32)* and *SUBS PC, LR and related instructions (T32)*.

Assembler Symbols

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<Rdn> Is the general-purpose source and destination register, encoded in the "Rdn" field.

<imm8> For encoding T2: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field.

For encoding T5: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field. If <Rn> is the LR, and zero is used, see *ERET*.

<Rd> For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>. If the PC is used:

- For the SUB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see *Pseudocode description of operations on the AArch32 general-purpose registers and the PC*.
- For the SUBS variant, the instruction performs an exception return, that restores *PSTATE* from SPSR_<urr>

 current_mode>. Arm deprecates use of this instruction unless <Rn> is the LR.

For encoding T1, T3 and T4: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as <Rn>.

<Rn> For encoding A1 and T4: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see SUB (SP minus immediate). If the PC is used, see ADR.

For encoding T1: is the general-purpose source register, encoded in the "Rn" field.

For encoding T3: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see *SUB (SP minus immediate)*.

<imm3> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "imm3" field.

<imm12> Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.

<const> For encoding A1: an immediate value. See *Modified immediate constants in A32 instructions* for the range of values.

For encoding T3: an immediate value. See *Modified immediate constants in T32 instructions* for the range of values.

In the T32 instruction set, $MOVS{<c>}{<q>}$ PC, LR is a pseudo-instruction for $SUBS{<c>}{<q>}$ PC, LR, #0.

Operation

Operational information

If CPSR.DIT is 1 and this instruction does not use R15 as either its source or destination:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

 $Internal \ version \ only: is a \ {\color{red}v01_24} \\ {\color{red}v01_19}, \ pseudocode \ {\color{red}v2020-12} \\ {\color{red}v2020-09_xml}, \ sve \ {\color{red}v2020-12-3-g87778} \\ {\color{red}bb} \\ {\color{red}v2020-09_re3}: Build \ timestamp: \\ {\color{red}2020-12-17T152020-09-30T21}: 2035 \\ {\color{red}2030-12-17T152020-09-30T21}: 2035 \\ {\color{red}2030-12-17T15202$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

TSB CSYNC

Trace Synchronization Barrier. This instruction is a barrier that synchronizes the trace operations of instructions. If *FEAT TRF* is not implemented, this instruction executes as a NOP.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_TRFArmv8.4)

A1

```
TSB{<c>}{<q>} CSYNC

if !HaveSelfHostedTrace() then EndOfInstruction(); // Instruction executes as NOP
if cond != '1110' then UNPREDICTABLE; // ESB must be encoded with AL condition
```

CONSTRAINED UNPREDICTABLE behavior

If **cond** != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- · The instruction executes unconditionally.
- The instruction executes conditionally.

T1

(FEAT_TRF<mark>Armv8.4</mark>)

T1

```
TSB{<c>}{<q>} CSYNC

if !HaveSelfHostedTrace() then EndOfInstruction(); // Instruction executes as NOP
if InITBlock() then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- · The instruction executes as NOP.
- The instruction executes unconditionally.
- · The instruction executes conditionally.

Assembler Symbols

```
<c> See Standard assembler syntax fields.
```

<q> See Standard assembler syntax fields.

TSB CSYNC Page 55

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    TraceSynchronizationBarrier();
```

 $\begin{array}{c} \text{Internal version only: isa } \ \text{v01_24} \\ \text{v01_19}, \ \text{pseudocode } \ \text{v2020-12} \\ \text{v2020-09_xml}, \ \text{sve } \ \text{v2020-12-3-g87778bb} \\ \text{v2020-12-17T15} \\ \text{2020-09_30T21} \\ \text{2035} \end{array} ; \\ \text{Build timestamp: } \ \text{v2020-12-17T15} \\ \text{v2020-09_30T21} \\ \text{v2020-12-17T15} \\ \text{v2020-09_30T21} \\$

 $Copyright @\ 2010-2020\ Arm\ Limited\ or\ its\ affiliates.\ All\ rights\ reserved.\ This\ document\ is\ Non-Confidential.$

(old) htmldiff from- (new)

TSB CSYNC Page 56

WFE

Wait For Event is a hint instruction that indicates that the PE can enter a low-power state and remain there until a wakeup event occurs. Wakeup events include the event signaled as a result of executing the SEV instruction on any PE in the multiprocessor system. For more information, see *Wait For Event and Send Event*.

As described in *Wait For Event and Send Event*, the execution of a WFE instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level, see:

- Traps to Undefined mode of PLO execution of WFE and WFI instructions.
- Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions.
- Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1	111	l	0	0	1	1	0	0	1	0	0	0	0	0	(1)	(1)	(1)	(1)	(0)	(0)	(0)	(0)	0	0	0	0	0	0	1	0
CO	nd																													

A1

```
WFE{<c>}{<q>}
```

// No additional decoding required

T1

_15						-	_	-	-	_		_			-
1	0	1	1	1	1	1	1	0	0	1	0	0	0	0	0

T1

```
WFE{<c>}{<q>}
```

// No additional decoding required

T2

						-	_	-	-	_	-	_		1	-							-	_		-	_		_			
1	1	1	1	0	0	1	1	1	0	1	0	(1)	(1)	(1)	(1)	1	0	(0)	0	(0)	0	0	0	0	0	0	0	0	0	1	0

T2

WFE{<c>}.W

// No additional decoding required

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

WFE Page 57

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    if IsEventRegisterSet() then
        ClearEventRegister();
    else
        if PSTATE.EL == <u>EL0</u> then
            // Check for traps described by the OS.
                                                                 // Check for traps described by the OS wh:
            AArch32.CheckForWFxTrap(EL1, TRUE);
        if PSTATE.EL IN { WFxType_WFE);
if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
            // Check for traps described by the Hypervisor.
            AArch32.CheckForWFxTrap(EL2, TRUE);
        if WFxType_WFE);
        if HaveEL(EL3) && PSTATE.M != M32_Monitor then
            // Check for traps described by the Secure Monitor.
            AArch32.CheckForWFxTrap(EL3, WFxType_WFE);
, TRUE);
        integer localtimeout = -1; // No local timeout event is generated
        WaitForEvent(localtimeout);
```

 $\textbf{Copyright} \ \textcircled{\o} \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

(old) htmldiff from- (new)

WFE Page 58

WFI

Wait For Interrupt is a hint instruction that indicates that the PE can enter a low-power state and remain there until a wakeup event occurs. For more information, see *Wait For Interrupt*.

As described in *Wait For Interrupt*, the execution of a WFI instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level, see:

- Traps to Undefined mode of PLO execution of WFE and WFI instructions.
- Traps to Hyp mode of Non-secure EL0 and EL1 execution of WFE and WFI instructions.
- Traps to Monitor mode of the execution of WFE and WFI instructions in modes other than Monitor mode.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

A1

```
WFI{<c>}{<q>}
```

// No additional decoding required

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	1	0	0	1	1	0	0	0	0

Т1

```
WFI{<c>}{<q>}
```

// No additional decoding required

T2

_							-	-	-	-	_	-	_			-						10	_	_	-	-	_	-	_	_	_	-
Г	1	1	1	1	0	0	1	1	1	0	1	0	(1)	(1)	(1)	(1)	1	0	(0)	0	(0)	0	0	0	0	0	0	0	0	0	1	1

T2

WFI{<c>}.W

// No additional decoding required

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*.

Assembler Symbols

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

WFI Page 59

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    if !InterruptPending() then
        if PSTATE.EL == <u>EL0</u> then
            // Check for traps described by the OS.
                                                           // Check for traps described by the OS wh:
            AArch32.CheckForWFxTrap(EL1, FALSE);
        if PSTATE.EL IN { WFxType_WFI);
        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
            // Check for traps described by the Hypervisor.
            AArch32.CheckForWFxTrap(EL2, FALSE);
        if WFxType_WFI);
        if HaveEL(EL3) && PSTATE.M != M32 Monitor then
            // Check for traps described by the Secure Monitor.
            AArch32.CheckForWFxTrap(EL3, WFxType_WFI);
 FALSE);
        integer localtimeout = -1; // No local timeout event is generated
        WaitForInterrupt(localtimeout);
```

 $Internal \ version \ only: is a \ \underline{v01_24} \\ \underline{v01_19}, \ pseudocode \ \underline{v2020-12} \\ \underline{v2020-09_xml}, \ sve \ \underline{v2020-12-3-g87778} \\ \underline{v2020-09_re3}; \ Build \ timestamp: \\ \underline{2020-12-17T152020-09-30T21} \\ \underline{:2035}$

 $\textbf{Copyright} \ @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.} \\$

(old) htmldiff from- (new)

WFI Page 60

AArch32 -- SIMD&FP Instructions (alphabetic order)

AESD: AES single round decryption.

AESE: AES single round encryption.

AESIMC: AES inverse mix columns.

AESMC: AES mix columns.

FLDM*X (FLDMDBX, FLDMIAX): FLDM*X.

FSTMDBX, FSTMIAX: FSTMX.

SHA1C: SHA1 hash update (choose).

SHA1H: SHA1 fixed rotate.

SHA1M: SHA1 hash update (majority).

SHA1P: SHA1 hash update (parity).

SHA1SU0: SHA1 schedule update 0.

SHA1SU1: SHA1 schedule update 1.

SHA256H: SHA256 hash update part 1.

SHA256H2: SHA256 hash update part 2.

SHA256SU0: SHA256 schedule update 0.

SHA256SU1: SHA256 schedule update 1.

VABA: Vector Absolute Difference and Accumulate.

VABAL: Vector Absolute Difference and Accumulate Long.

<u>VABD</u> (floating-point): Vector Absolute Difference (floating-point).

VABD (integer): Vector Absolute Difference (integer).

VABDL (integer): Vector Absolute Difference Long (integer).

VABS: Vector Absolute.

VACGE: Vector Absolute Compare Greater Than or Equal.

<u>VACGT</u>: Vector Absolute Compare Greater Than.

VACLE: Vector Absolute Compare Less Than or Equal: an alias of VACGE.

<u>VACLT</u>: Vector Absolute Compare Less Than: an alias of VACGT.

<u>VADD (floating-point)</u>: Vector Add (floating-point).

VADD (integer): Vector Add (integer).

VADDHN: Vector Add and Narrow, returning High Half.

VADDL: Vector Add Long.

VADDW: Vector Add Wide.

VAND (immediate): Vector Bitwise AND (immediate): an alias of VBIC (immediate).

VAND (register): Vector Bitwise AND (register).

VBIC (immediate): Vector Bitwise Bit Clear (immediate).

VBIC (register): Vector Bitwise Bit Clear (register).

VBIF: Vector Bitwise Insert if False.

VBIT: Vector Bitwise Insert if True.

VBSL: Vector Bitwise Select.

VCADD: Vector Complex Add.

VCEQ (immediate #0): Vector Compare Equal to Zero.

VCEQ (register): Vector Compare Equal.

<u>VCGE (immediate #0)</u>: Vector Compare Greater Than or Equal to Zero.

VCGE (register): Vector Compare Greater Than or Equal.

VCGT (immediate #0): Vector Compare Greater Than Zero.

VCGT (register): Vector Compare Greater Than.

VCLE (immediate #0): Vector Compare Less Than or Equal to Zero.

VCLE (register): Vector Compare Less Than or Equal: an alias of VCGE (register).

VCLS: Vector Count Leading Sign Bits.

VCLT (immediate #0): Vector Compare Less Than Zero.

VCLT (register): Vector Compare Less Than: an alias of VCGT (register).

VCLZ: Vector Count Leading Zeros.

VCMLA: Vector Complex Multiply Accumulate.

VCMLA (by element): Vector Complex Multiply Accumulate (by element).

VCMP: Vector Compare.

VCMPE: Vector Compare, raising Invalid Operation on NaN.

VCNT: Vector Count Set Bits.

VCVT (between double-precision and single-precision): Convert between double-precision and single-precision.

VCVT (between floating-point and fixed-point, Advanced SIMD): Vector Convert between floating-point and fixed-point.

VCVT (between floating-point and fixed-point, floating-point): Convert between floating-point and fixed-point.

VCVT (between floating-point and integer, Advanced SIMD): Vector Convert between floating-point and integer.

VCVT (between half-precision and single-precision, Advanced SIMD): Vector Convert between half-precision and single-precision.

VCVT (floating-point to integer, floating-point): Convert floating-point to integer with Round towards Zero.

VCVT (from single-precision to BFloat16, Advanced SIMD): Vector Convert from single-precision to BFloat16.

VCVT (integer to floating-point, floating-point): Convert integer to floating-point.

VCVTA (Advanced SIMD): Vector Convert floating-point to integer with Round to Nearest with Ties to Away.

VCVTA (floating-point): Convert floating-point to integer with Round to Nearest with Ties to Away.

VCVTB: Convert to or from a half-precision value in the bottom half of a single-precision register.

<u>VCVTB (BFloat16)</u>: Converts from a single-precision value to a BFloat16 value in the bottom half of a single-precision register.

VCVTM (Advanced SIMD): Vector Convert floating-point to integer with Round towards -Infinity.

VCVTM (floating-point): Convert floating-point to integer with Round towards -Infinity.

VCVTN (Advanced SIMD): Vector Convert floating-point to integer with Round to Nearest.

VCVTN (floating-point): Convert floating-point to integer with Round to Nearest.

VCVTP (Advanced SIMD): Vector Convert floating-point to integer with Round towards +Infinity.

VCVTP (floating-point): Convert floating-point to integer with Round towards +Infinity.

VCVTR: Convert floating-point to integer.

VCVTT: Convert to or from a half-precision value in the top half of a single-precision register.

<u>VCVTT (BFloat16)</u>: Converts from a single-precision value to a BFloat16 value in the top half of a single-precision register..

VDIV: Divide.

VDOT (by element): BFloat16 floating-point indexed dot product (vector, by element).

<u>VDOT (vector)</u>: BFloat16 floating-point (BF16) dot product (vector).

VDUP (general-purpose register): Duplicate general-purpose register to vector.

VDUP (scalar): Duplicate vector element to vector.

VEOR: Vector Bitwise Exclusive OR.

VEXT (byte elements): Vector Extract.

VEXT (multibyte elements): Vector Extract: an alias of VEXT (byte elements).

VFMA: Vector Fused Multiply Accumulate.

VFMAB, VFMAT (BFloat16, by scalar): BFloat16 floating-point widening multiply-add long (by scalar).

VFMAB, VFMAT (BFloat16, vector): BFloat16 floating-point widening multiply-add long (vector).

VFMAL (by scalar): Vector Floating-point Multiply-Add Long to accumulator (by scalar).

VFMAL (vector): Vector Floating-point Multiply-Add Long to accumulator (vector).

VFMS: Vector Fused Multiply Subtract.

VFMSL (by scalar): Vector Floating-point Multiply-Subtract Long from accumulator (by scalar).

VFMSL (vector): Vector Floating-point Multiply-Subtract Long from accumulator (vector).

VFNMA: Vector Fused Negate Multiply Accumulate.

VFNMS: Vector Fused Negate Multiply Subtract.

VHADD: Vector Halving Add.

VHSUB: Vector Halving Subtract.

VINS: Vector move Insertion.

VICVI: Javascript Convert to signed fixed-point, rounding toward Zero.

VLD1 (multiple single elements): Load multiple single 1-element structures to one, two, three, or four registers.

VLD1 (single element to all lanes): Load single 1-element structure and replicate to all lanes of one register.

VLD1 (single element to one lane): Load single 1-element structure to one lane of one register.

VLD2 (multiple 2-element structures): Load multiple 2-element structures to two or four registers.

VLD2 (single 2-element structure to all lanes): Load single 2-element structure and replicate to all lanes of two registers.

VLD2 (single 2-element structure to one lane): Load single 2-element structure to one lane of two registers.

VLD3 (multiple 3-element structures): Load multiple 3-element structures to three registers.

VLD3 (single 3-element structure to all lanes): Load single 3-element structure and replicate to all lanes of three registers.

VLD3 (single 3-element structure to one lane): Load single 3-element structure to one lane of three registers.

VLD4 (multiple 4-element structures): Load multiple 4-element structures to four registers.

VLD4 (single 4-element structure to all lanes): Load single 4-element structure and replicate to all lanes of four registers.

VLD4 (single 4-element structure to one lane): Load single 4-element structure to one lane of four registers.

VLDM, VLDMDB, VLDMIA: Load Multiple SIMD&FP registers.

VLDR (immediate): Load SIMD&FP register (immediate).

VLDR (literal): Load SIMD&FP register (literal).

VMAX (floating-point): Vector Maximum (floating-point).

VMAX (integer): Vector Maximum (integer).

VMAXNM: Floating-point Maximum Number.

VMIN (floating-point): Vector Minimum (floating-point).

VMIN (integer): Vector Minimum (integer).

VMINNM: Floating-point Minimum Number.

VMLA (by scalar): Vector Multiply Accumulate (by scalar).

<u>VMLA (floating-point)</u>: Vector Multiply Accumulate (floating-point).

VMLA (integer): Vector Multiply Accumulate (integer).

VMLAL (by scalar): Vector Multiply Accumulate Long (by scalar).

VMLAL (integer): Vector Multiply Accumulate Long (integer).

VMLS (by scalar): Vector Multiply Subtract (by scalar).

<u>VMLS (floating-point)</u>: Vector Multiply Subtract (floating-point).

VMLS (integer): Vector Multiply Subtract (integer).

VMLSL (by scalar): Vector Multiply Subtract Long (by scalar).

VMLSL (integer): Vector Multiply Subtract Long (integer).

<u>VMMLA</u>: BFloat16 floating-point matrix multiply-accumulate.

VMOV (between general-purpose register and half-precision): Copy 16 bits of a general-purpose register to or from a 32-bit SIMD&FP register.

VMOV (between general-purpose register and single-precision): Copy a general-purpose register to or from a 32-bit SIMD&FP register.

VMOV (between two general-purpose registers and a doubleword floating-point register): Copy two general-purpose registers to or from a SIMD&FP register.

VMOV (between two general-purpose registers and two single-precision registers): Copy two general-purpose registers to a pair of 32-bit SIMD&FP registers.

VMOV (general-purpose register to scalar): Copy a general-purpose register to a vector element.

VMOV (immediate): Copy immediate value to a SIMD&FP register.

VMOV (register): Copy between FP registers.

VMOV (register, SIMD): Copy between SIMD registers: an alias of VORR (register).

VMOV (scalar to general-purpose register): Copy a vector element to a general-purpose register with sign or zero extension.

VMOVL: Vector Move Long.

VMOVN: Vector Move and Narrow.

VMOVX: Vector Move extraction.

VMRS: Move SIMD&FP Special register to general-purpose register.

VMSR: Move general-purpose register to SIMD&FP Special register.

VMUL (by scalar): Vector Multiply (by scalar).

VMUL (floating-point): Vector Multiply (floating-point).

VMUL (integer and polynomial): Vector Multiply (integer and polynomial).

VMULL (by scalar): Vector Multiply Long (by scalar).

VMULL (integer and polynomial): Vector Multiply Long (integer and polynomial).

VMVN (immediate): Vector Bitwise NOT (immediate).

VMVN (register): Vector Bitwise NOT (register).

VNEG: Vector Negate.

VNMLA: Vector Negate Multiply Accumulate.

VNMLS: Vector Negate Multiply Subtract.

VNMUL: Vector Negate Multiply.

VORN (immediate): Vector Bitwise OR NOT (immediate): an alias of VORR (immediate).

VORN (register): Vector bitwise OR NOT (register).

VORR (immediate): Vector Bitwise OR (immediate).

VORR (register): Vector bitwise OR (register).

VPADAL: Vector Pairwise Add and Accumulate Long.

VPADD (floating-point): Vector Pairwise Add (floating-point).

VPADD (integer): Vector Pairwise Add (integer).

VPADDL: Vector Pairwise Add Long.

VPMAX (floating-point): Vector Pairwise Maximum (floating-point).

VPMAX (integer): Vector Pairwise Maximum (integer).

VPMIN (floating-point): Vector Pairwise Minimum (floating-point).

VPMIN (integer): Vector Pairwise Minimum (integer).

VPOP: Pop SIMD&FP registers from Stack: an alias of VLDM, VLDMDB, VLDMIA.

VPUSH: Push SIMD&FP registers to Stack: an alias of VSTM, VSTMDB, VSTMIA.

VQABS: Vector Saturating Absolute.

VQADD: Vector Saturating Add.

VQDMLAL: Vector Saturating Doubling Multiply Accumulate Long.

VQDMLSL: Vector Saturating Doubling Multiply Subtract Long.

VQDMULH: Vector Saturating Doubling Multiply Returning High Half.

VQDMULL: Vector Saturating Doubling Multiply Long.

VQMOVN, VQMOVUN: Vector Saturating Move and Narrow.

VQNEG: Vector Saturating Negate.

VQRDMLAH: Vector Saturating Rounding Doubling Multiply Accumulate Returning High Half.

VQRDMLSH: Vector Saturating Rounding Doubling Multiply Subtract Returning High Half.

VQRDMULH: Vector Saturating Rounding Doubling Multiply Returning High Half.

VQRSHL: Vector Saturating Rounding Shift Left.

VQRSHRN (zero): Vector Saturating Rounding Shift Right, Narrow: an alias of VQMOVN, VQMOVUN.

VQRSHRN, VQRSHRUN: Vector Saturating Rounding Shift Right, Narrow.

VQRSHRUN (zero): Vector Saturating Rounding Shift Right, Narrow: an alias of VQMOVN, VQMOVUN.

VQSHL (register): Vector Saturating Shift Left (register).

VQSHL, VQSHLU (immediate): Vector Saturating Shift Left (immediate).

VQSHRN (zero): Vector Saturating Shift Right, Narrow: an alias of VQMOVN, VQMOVUN.

VQSHRN, VQSHRUN: Vector Saturating Shift Right, Narrow.

VQSHRUN (zero): Vector Saturating Shift Right, Narrow: an alias of VQMOVN, VQMOVUN.

VQSUB: Vector Saturating Subtract.

VRADDHN: Vector Rounding Add and Narrow, returning High Half.

VRECPE: Vector Reciprocal Estimate.

VRECPS: Vector Reciprocal Step.

VREV16: Vector Reverse in halfwords.

VREV32: Vector Reverse in words.

VREV64: Vector Reverse in doublewords.

VRHADD: Vector Rounding Halving Add.

VRINTA (Advanced SIMD): Vector Round floating-point to integer towards Nearest with Ties to Away.

VRINTA (floating-point): Round floating-point to integer to Nearest with Ties to Away.

VRINTM (Advanced SIMD): Vector Round floating-point to integer towards -Infinity.

VRINTM (floating-point): Round floating-point to integer towards -Infinity.

VRINTN (Advanced SIMD): Vector Round floating-point to integer to Nearest.

VRINTN (floating-point): Round floating-point to integer to Nearest.

VRINTP (Advanced SIMD): Vector Round floating-point to integer towards +Infinity.

VRINTP (floating-point): Round floating-point to integer towards +Infinity.

VRINTR: Round floating-point to integer.

VRINTX (Advanced SIMD): Vector round floating-point to integer inexact.

VRINTX (floating-point): Round floating-point to integer inexact.

VRINTZ (Advanced SIMD): Vector round floating-point to integer towards Zero.

VRINTZ (floating-point): Round floating-point to integer towards Zero.

VRSHL: Vector Rounding Shift Left.

VRSHR: Vector Rounding Shift Right.

VRSHR (zero): Vector Rounding Shift Right: an alias of VORR (register).

VRSHRN: Vector Rounding Shift Right and Narrow.

VRSHRN (zero): Vector Rounding Shift Right and Narrow: an alias of VMOVN.

VRSQRTE: Vector Reciprocal Square Root Estimate.

VRSQRTS: Vector Reciprocal Square Root Step.

VRSRA: Vector Rounding Shift Right and Accumulate.

VRSUBHN: Vector Rounding Subtract and Narrow, returning High Half.

<u>VSDOT (by element)</u>: Dot Product index form with signed integers..

<u>VSDOT (vector)</u>: Dot Product vector form with signed integers..

VSELEO, VSELGE, VSELGT, VSELVS: Floating-point conditional select.

VSHL (immediate): Vector Shift Left (immediate).

VSHL (register): Vector Shift Left (register).

VSHLL: Vector Shift Left Long.

VSHR: Vector Shift Right.

VSHR (zero): Vector Shift Right: an alias of VORR (register).

VSHRN: Vector Shift Right Narrow.

VSHRN (zero): Vector Shift Right Narrow: an alias of VMOVN.

VSLI: Vector Shift Left and Insert.

VSMMLA: Widening 8-bit signed integer matrix multiply-accumulate into 2x2 matrix.

VSQRT: Square Root.

VSRA: Vector Shift Right and Accumulate.

VSRI: Vector Shift Right and Insert.

VST1 (multiple single elements): Store multiple single elements from one, two, three, or four registers.

VST1 (single element from one lane): Store single element from one lane of one register.

VST2 (multiple 2-element structures): Store multiple 2-element structures from two or four registers.

VST2 (single 2-element structure from one lane): Store single 2-element structure from one lane of two registers.

VST3 (multiple 3-element structures): Store multiple 3-element structures from three registers.

VST3 (single 3-element structure from one lane): Store single 3-element structure from one lane of three registers.

VST4 (multiple 4-element structures): Store multiple 4-element structures from four registers.

VST4 (single 4-element structure from one lane): Store single 4-element structure from one lane of four registers.

VSTM, VSTMDB, VSTMIA: Store multiple SIMD&FP registers.

VSTR: Store SIMD&FP register.

<u>VSUB (floating-point)</u>: Vector Subtract (floating-point).

VSUB (integer): Vector Subtract (integer).

VSUBHN: Vector Subtract and Narrow, returning High Half.

VSUBL: Vector Subtract Long.

VSUBW: Vector Subtract Wide.

VSUDOT (by element): Dot Product index form with signed and unsigned integers (by element).

VSWP: Vector Swap.

VTBL, VTBX: Vector Table Lookup and Extension.

VTRN: Vector Transpose.

VTST: Vector Test Bits.

<u>VUDOT (by element)</u>: Dot Product index form with unsigned integers..

VUDOT (vector): Dot Product vector form with unsigned integers...

VUMMLA: Widening 8-bit unsigned integer matrix multiply-accumulate into 2x2 matrix.

VUSDOT (by element): Dot Product index form with unsigned and signed integers (by element).

VUSDOT (vector): Dot Product vector form with mixed-sign integers.

VUSMMLA: Widening 8-bit mixed integer matrix multiply-accumulate into 2x2 matrix.

VUZP: Vector Unzip.

VUZP (alias): Vector Unzip: an alias of VTRN.

VZIP: Vector Zip.

VZIP (alias): Vector Zip: an alias of VTRN.

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VABD (floating-point)

Vector Absolute Difference (floating-point) subtracts the elements of one vector from the corresponding elements of another vector, and places the absolute values of the results in the elements of the destination vector.

Operand and result elements are floating-point numbers of the same size.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	1	SZ		V	'n			V	ď		1	1	0	1	N	Q	М	0		Vı	m	

64-bit SIMD vector (Q == 0)

```
VABD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VABD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

T1

15 14	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1 1	. 1	1	1	1	1	1	0	D	1	SZ		V	'n			V	'd		1	1	0	1	N	Q	М	0		Vı	m	

64-bit SIMD vector (Q == 0)

```
VABD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VABD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
if sz == '1' && InITBlock() then UNPREDICTABLE;
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c></c>	For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.
	For encoding T1: see Standard assembler syntax fields.
	See Standard assembler syntax fields.
<dt></dt>	Is the data type for the elements of the vectors, encoded in "sz":
	sz <dt> 0 F32 1 F16</dt>
<qd></qd>	Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as $<$ Qd>*2.
<qn></qn>	Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as $<$ Qn>*2.
<qm></qm>	Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as $<$ Qm>*2.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

<Dn>

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = Elem[D[n+r],e,esize]; op2 = Elem[D[m+r],e,esize];
            Elem[D[d+r],e,esize] = FPAbs(FPSub(op1,op2,StandardFPSCRValue()));
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VABS

Vector Absolute takes the absolute value of each element in a vector, and places the results in a second vector. The floating-point version only clears the sign bit.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
                                                                      7
                                                                           5
                                                                                    2
                                                                  8
                                                                        6
                       1 D 1 1 size 0
                    1
                                                                        Q \mid M \mid
              0
                 1
                                           1
                                                  Vd
                                                          0
                                                             F
                                                                1
                                                                      0
```

64-bit SIMD vector (Q == 0)

```
VABS{<c>}{<q>}.<dt> <Dd>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VABS{<c>}{<q>}.<dt> <Qd>, <Qm>

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
advsimd = TRUE; floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

A2

	31 30 29 2	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9 8	3 7	6	5	4	3	2	1	0
	!= 1111	1	1	1	0	1	Δ	1	1	0	0	0	0		Vd		1	0	size	1	1	М	0		٧	m	
•	cond																										

Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)

```
VABS{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VABS{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VABS{<c>}{<q>}.F64 <Dd>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

VABS Page 71

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15 1																											
1 1	. 1	1	1	1	1	1	1	D	1	1	siz	e	0	1	V	ď	0	F	1	1	0	Q	М	0	Vr	n	

64-bit SIMD vector (Q == 0)

```
VABS{<c>}{<q>}.<dt> <Dd>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VABS{<c>}{<q>}.<dt> <Qd>, <Qm>
if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
advsimd = TRUE; floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VABS\{<c>\}\{<q>\}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VABS{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VABS{<c>}{<q>}.F64 <Dd>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

VABS Page 72

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields.

- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "F:size":

F	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	01	F16
1	10	F32

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

Operation

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: is a $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_xc3$; Build timestamp: 2020-12-17T152020-09-30T21; 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VABS Page 73

VABS Page 74

VACGE

Vector Absolute Compare Greater Than or Equal takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is greater than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operands and result can be quadword or doubleword vectors. They must all be the same size.

The operand vector elements are floating-point numbers. The result vector elements are the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

This instruction is used by the pseudo-instruction **VACLE**.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

												 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	0	SZ	٧	'n			٧	ď		1	1	1	0	Z	Q	М	1		V	n	
										on																				

```
64-bit SIMD vector (Q == 0)
```

```
VACGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VACGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
or_equal = (op == '0');
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	0	D	0	SZ		V	'n			٧	d		1	1	1	0	N	Q	М	1		V	m	
										ор																					

VACGE Page 75

```
64-bit SIMD vector (Q == 0)

VACGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector (Q == 1)

VACGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
if sz == '1' && InITBlock() then UNPREDICTABLE;
or_equal = (op == '0');
```

CONSTRAINED UNPREDICTABLE behavior

when '0' esize = 32; elements = 2; when '1' esize = 16; elements = 4;

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler Symbols

case sz of

<c></c>	For encoding A1: see <i>Standard assembler syntax fields</i> . This encoding must be unconditional.
	For encoding T1: see Standard assembler syntax fields.
>	See Standard assembler syntax fields.
<dt></dt>	Is the data type for the elements of the vectors, encoded in "sz":
	sz <dt></dt>
	Λ E22

SZ	<dt></dt>
0	F32
1	F16

- <Od> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Od>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.

VACGE Page 76

- The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:

 The values of the data supplied in any of its registers.

 The values of the NZCV flags.

 $\begin{array}{c} \text{Internal version only: isa } \ \text{v01}_24 \\ \hline \text{v01}_19 \\ \end{array} \text{, pseudocode } \ \\ \hline \text{v2020-12} \\ \hline \text{v2020-09}_\text{xml} \\ \end{array} \text{, sve } \ \\ \hline \text{v2020-12-3-g87778bb} \\ \hline \text{v2020-09}_\text{rc3} \\ \end{array} \text{; Build timestamp: } \\ \hline \text{2020-12-17T15} \\ \hline \text{2020-09}_\text{30T21} \\ \hline \text{: 2035} \\ \hline \end{array}$

 $Copyright @ 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

(old) htmldiff from-(new)

> Page 77 **VACGE**

VACGT

Vector Absolute Compare Greater Than takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is greater than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operands and result can be quadword or doubleword vectors. They must all be the same size.

The operand vector elements are floating-point numbers. The result vector elements are the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

This instruction is used by the pseudo-instruction **VACLT**.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	1	SZ		٧	'n			٧	ď		1	1	1	0	N	Q	М	1		V	n	
										go																					

64-bit SIMD vector (Q == 0)

```
VACGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VACGT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
or_equal = (op == '0');
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	0	D	1	SZ		٧	'n			٧	′d		1	1	1	0	Ν	Q	М	1		٧	m	
										ор																					

VACGT Page 78

```
64-bit SIMD vector (Q == 0)

VACGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>

128-bit SIMD vector (Q == 1)

VACGT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
if sz == '1' && InITBlock() then UNPREDICTABLE;
or_equal = (op == '0');
```

CONSTRAINED UNPREDICTABLE behavior

when '0' esize = 32; elements = 2; when '1' esize = 16; elements = 4;

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;

Assembler Symbols

case sz of

<c></c>	For encoding A1: see <i>Standard assembler syntax fields</i> . This encoding must be unconditional.
	For encoding T1: see Standard assembler syntax fields.

- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

- <Od> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Od>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            op1 = FPAbs(Elem[D[n+r],e,esize]); op2 = FPAbs(Elem[D[m+r],e,esize]);
        if or_equal then
            test_passed = FPCompareGE(op1, op2, StandardFPSCRValue());
        else
            test_passed = FPCompareGT(op1, op2, StandardFPSCRValue());
        Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.

VACGT Page 79

- The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 The values of the NZCV flags.

 $\begin{array}{c} \text{Internal version only: isa } \ \text{v01}_24 \\ \hline \text{v01}_19 \\ \end{array} \text{, pseudocode } \ \\ \hline \text{v2020-12} \\ \hline \text{v2020-09}_\text{xml} \\ \end{array} \text{, sve } \ \\ \hline \text{v2020-12-3-g87778bb} \\ \hline \text{v2020-09}_\text{rc3} \\ \end{array} \text{; Build timestamp: } \\ \hline \text{2020-12-17T15} \\ \hline \text{2020-09}_\text{30T21} \\ \hline \text{: 2035} \\ \hline \end{array}$

 $Copyright @ 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

(old) htmldiff from-(new)

> Page 80 VACGT

VACLE

Vector Absolute Compare Less Than or Equal takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is less than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Vector Absolute Compare Less Than or Equal takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is less than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This is a pseudo-instruction of **VACGE**. This means:

- The encodings in this description are named to match the encodings of <u>VACGE</u>.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of <u>VACGE</u> gives the operational pseudocode for this instruction.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	0	SZ		V	n			V	ď		1	1	1	0	N	Q	М	1		Vı	n	
										οn																					

64-bit SIMD vector (Q == 0)

```
VACLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm> is equivalent to 
VACGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

T1

 L5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	0	D	0	SZ		٧	'n			٧	′d		1	1	1	0	Z	Q	М	1		٧	m	
										ор																					

64-bit SIMD vector (Q == 0)

```
VACLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm> is equivalent to 
VACGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

VACLE Page 81

 $VACGE{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>$

Assembler Symbols

<dm></dm>	Is the 64-bit name of the	second SIMD&FP sou	rce register, enco	ded in the "M:Vm" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Operation

The description of **VACGE** gives the operational pseudocode for this instruction.

Operational information

The description of *VACGE* gives the operational pseudocode for this instruction.

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

(old) htmldiff from- (new)

VACLE Page 82

VACLT

Vector Absolute Compare Less Than takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is less than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Vector Absolute Compare Less Than takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element of a second vector. If the first is less than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This is a pseudo-instruction of <u>VACGT</u>. This means:

- The encodings in this description are named to match the encodings of <u>VACGT</u>.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of <u>VACGT</u> gives the operational pseudocode for this instruction.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	1	SZ		٧	n			٧	'd		1	1	1	0	Ν	Q	М	1		٧	m	
										ор																					

64-bit SIMD vector (Q == 0)

```
VACLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm> is equivalent to 
VACGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

T1

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	1	0	D	1	SZ		٧	'n			٧	′d		1	1	1	0	N	Q	М	1		٧	m	
											ор																					

64-bit SIMD vector (Q == 0)

```
VACLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm> is equivalent to 
VACGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

```
 VACLT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>  is equivalent to
```

VACLT Page 83

 $VACGT{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>$

Assembler Symbols

<dm></dm>	Is the 64-bit name	of the second	l SIMD&FP sourc	e register.	encoded in the	"M:Vm" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Operation

The description of <u>VACGT</u> gives the operational pseudocode for this instruction.

Operational information

The description of *VACGT* gives the operational pseudocode for this instruction.

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

(old) htmldiff from- (new)

VACLT Page 84

VADD (floating-point)

Vector Add (floating-point) adds corresponding elements in two vectors, and places the results in the destination vector.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0	0	D	0	SZ		٧	'n			٧	⁄d		1	1	0	1	N	Q	М	0		٧	m	

64-bit SIMD vector (Q == 0)

```
VADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VADD{<c>}{<q>}.<dt> {<Qd>}, {<Qn>}, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
advsimd = TRUE;
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

A2

31 30 29 28	21	26	25	24	23	22	21	20	19	18 17	Тρ	12	14 13	3 IZ	11	10	9	8	/	ь	5	4	3	2	Τ	-0_
!= 1111	1	1	1	0	0	D	1	1		Vn			Vd		1	0	siz	:e	N	0	М	0		Vr	n	
cond																										

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VADD\{<c>\}\{<q>\}.F16 \{<Sd>,\} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VADD{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VADD{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	1	0	D	0	SZ		V	'n			٧	⁄d		1	1	0	1	N	Q	М	0		Vı	n	

64-bit SIMD vector (Q == 0)

```
VADD{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VADD{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

if sz == '1' && InITBlock() then UNPREDICTABLE;

advsimd = TRUE;

case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	0	О	1	1		Vn			V	d		1	0	size	N	0	М	0		Vr	n	

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VADD\{<c>\}\{<q>\}.F16 \{<Sd>,\} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VADD\{<c>\}\{<q>\}.F32 \{<Sd>,\} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VADD{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

- <c> For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.
 - For encoding A2, T1 and T2: see Standard assembler syntax fields.
- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
if ConditionPassed() then
    for r = 0 to regs-1
             for e = 0 to elements-1
                 \underline{Elem}[\underline{D}[d+r], e, esize] = \underline{FPAdd}(\underline{Elem}[\underline{D}[n+r], e, esize], \underline{Elem}[\underline{D}[m+r], e, esize],
                                                 StandardFPSCRValue());
    else
                       // VFP instruction
        case esize of
             when 16
                 \underline{S}[d] = \underline{Zeros}(16) : \underline{FPAdd}(\underline{S}[n]<15:0>, \underline{S}[m]<15:0>, FPSCR[]);
             when 32
                 S[d] = \frac{FPAdd}{S[n]}, S[m], FPSCR[]);
             when 64
                 D[d] = FPAdd(D[n], D[m], FPSCR[]);
```

 $\text{Internal version only: is a} \ \frac{\text{v01_24v01_19}}{\text{colored}} \text{, pseudocode } \frac{\text{v2020-12} \cdot \text{v2020-09_xml}}{\text{v2020-12-3-g87778bb}} \text{, sve } \frac{\text{v2020-12-3-g87778bb}}{\text{colored}} \text{; Build timestamp: } \frac{\text{colored}}{\text{colored}} \text{; Build timestamp: } \frac{\text{colored}}{\text{col$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCADD

Vector Complex Add.

This instruction operates on complex numbers that are represented in SIMD&FP registers as pairs of elements, with the more significant element holding the imaginary part of the number and the less significant element holding the real part of the number. Each element holds a floating-point value. It performs the following computation on the corresponding complex number element pairs from the two source registers:

- Considering the complex number from the second source register on an Argand diagram, the number is rotated counterclockwise by 90 or 270 degrees.
- The rotated complex number is added to the complex number from the first source register.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

(FEAT FCMAArmv8.3)

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	L	1	1	1	1	1	0	rot	1	D	0	S		V	'n			V	′d		1	0	0	0	N	Q	М	0		Vı	n	

64-bit SIMD vector (Q == 0)

```
VCADD{<q>}.<dt> <Dd>, <Dn>, <Dm>, #<rotate>
```

128-bit SIMD vector (Q == 1)

```
VCADD{<q>}.<dt> <Qd>, <Qn>, <Qm>, #<rotate>

if !HaveFCADDExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
esize = 16 << UInt(S);
if !HaveFP16Ext() && esize == 16 then UNDEFINED;
elements = 64 DIV esize;
regs = if Q == '0' then 1 else 2;</pre>
```

T1

(FEAT_FCMAArmv8.3)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 1 1 1 1 0 | rot | 1 | D | 0 | S | Vn | Vd | 1 | 0 | 0 | N | Q | M | 0 | Vm
```

VCADD Page 89

```
64-bit SIMD vector (Q == 0)

VCADD{<q>}.<dt> <Dd>, <Dn>, <Dm>, #<rotate>

128-bit SIMD vector (Q == 1)

VCADD{<q>}.<dt> <Qd>, <Qn>, <Qm>, #<rotate>

if InITBlock() then UNPREDICTABLE;
if !HaveFCADDExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
esize = 16 << UInt(S);
if !HaveFP16Ext() && esize == 16 then UNDEFINED;
elements = 64 DIV esize;</pre>
```

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the vectors, encoded in "S":

S	<dt></dt>
0	F16
1	F32

regs = if Q == '0' then 1 else 2;

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<rotate> Is the rotation to be applied to elements in the second SIMD&FP source register, encoded in "rot":

rot	<rotate></rotate>
0	90
1	270

Operation

```
EncodingSpecificOperations();
CheckAdvSIMDEnabled();
for r = 0 to regs-1
     operand1 = D[n+r];
     operand2 = D[m+r];
     operand3 = D[d+r];
     for e = 0 to (elements DIV 2)-1
          case rot of
               when '0'
                     element1 = FPNeg(Elem[operand2,e*2+1,esize]);
                     element3 = <u>Elem</u>[operand2,e*2,esize];
               when '1'
                     element1 = Elem[operand2,e*2+1,esize];
                     element3 = FPNeg(Elem[operand2,e*2,esize]);
          result1 = FPAdd(Elem[operand1,e*2,esize],element1,StandardFPSCRValue());
          result2 = FPAdd(Elem[operand1,e*2+1,esize],element3,StandardFPSCRValue());
          \underline{\mathsf{Elem}}[\underline{\mathsf{D}}[\mathsf{d+r}], \mathsf{e*2}, \mathsf{esize}] = \mathsf{result1};
          \underline{\mathsf{Elem}}[\underline{\mathsf{D}}[\mathsf{d+r}], \mathsf{e*2+1}, \mathsf{esize}] = \mathsf{result2};
```

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCADD Page 90

VCADD Page 91

VCGE (immediate #0)

Vector Compare Greater Than or Equal to Zero takes each element in a vector, and compares it with zero. If it is greater than or equal to zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements are the same type, and are signed integers or floating-point numbers. The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 0 0 1 1 1 D 1 1 size 0 1 Vd 0 F 0 0 1 Q M 0 Vm
```

64-bit SIMD vector (Q == 0)

```
VCGE{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCGE{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

T1

15						-	_	-	-	_		_			-	 		 		-	_	-	-	_	-	_	_	_	-
1	1	1	1	1	1	1	1	1	D	1	1	siz	e	0	1	V	'd	0	F	0	0	1	Q	М	0		Vı	m	

64-bit SIMD vector (Q == 0)

```
VCGE{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCGE{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

• The instruction is UNDEFINED.

- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the operands, encoded in "F:size":

F	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	01	F16
_ 1	10	F32

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

 $\textbf{Copyright} @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.} \\$

VCGE (register)

Vector Compare Greater Than or Equal takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is greater than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements are the same type, and are signed integers, unsigned integers, or floating-point numbers. The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

This instruction is used by the pseudo-instruction <u>VCLE (register)</u>.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 0 0 1 U 0 D size Vn Vd Vd Vd VM V VM
```

64-bit SIMD vector (Q == 0)

```
VCGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
vtype = if U == '1' then VCGEtype_unsigned else VCGEtype_signed;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

A2

31	30	29	28	27	26	25	24	23	22	21	20	19	18 T	/ 16	15	14 15	12	11	10	9	8	/	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	0	SZ		Vn			Vd		1	1	1	0	N	Q	М	0		Vr	n	

64-bit SIMD vector (Q == 0)

```
VCGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
vtype = VCGEtype_fp;
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

T1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1	1	U	1	1	1	1	0	D	si	ze		V	/n			٧	′d		0	0	1	1	N	Q	М	1		٧	m	

```
64-bit SIMD vector (Q == 0)
```

```
VCGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
vtype = if U == '1' then VCGEtype_unsigned else VCGEtype_signed;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

T2

_1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	L	1	1	1	1	1	1	1	0	D	0	SZ		٧	'n			٧	′d		1	1	1	0	N	Q	М	0		٧	m	

64-bit SIMD vector (Q == 0)

```
VCGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
if sz == '1' && InITBlock() then UNPREDICTABLE;
vtype = VCGEtype_fp;
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); reqs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1 and A2: see *Standard assembler syntax fields*. This encoding must be unconditional. For encoding T1 and T2: see *Standard assembler syntax fields*.

<q> See Standard assembler syntax fields.

<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in "U:size":

size	<dt></dt>
00	S8
01	S16
10	S32
00	U8
01	U16
10	U32
	00 01 10 00 01

For encoding A2 and T2: is the data type for the elements of the vectors, encoded in "sz":

>*2.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

<Dm>

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<dt> F32

- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCGT (immediate #0)

Vector Compare Greater Than Zero takes each element in a vector, and compares it with zero. If it is greater than zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements are the same type, and are signed integers or floating-point numbers. The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
                                                                           5
                                                                  8
                                                                     7
                                                                        6
                       1 D 1
              0
                 1
                    1
                               1
                                  size
                                        0
                                           1
                                                  Vd
                                                         0
                                                            F
                                                               0
                                                                  0
                                                                          М
```

64-bit SIMD vector (Q == 0)

```
VCGT{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCGT{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

T1

```
3
                     2
                         1
                            0 15 14 13 12 11 10 9
                                                                             2
       6
1
   1 D
          1
              1
                        0
                                    Vd
                                             0 | F
                                                    0
                                                        0
                                                           0
                                                               Q \mid M \mid
                  size
```

64-bit SIMD vector (Q == 0)

```
VCGT{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCGT{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the operands, encoded in "F:size":

F	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	01	F16
1	10	F32

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            if floating_point then
                 bits(esize) zero = FPZero('0');
                 test_passed = FPCompareGT(Elem[D[m+r],e,esize], zero, StandardFPSCRValue());
        else
                 test_passed = (SInt(Elem[D[m+r],e,esize]) > 0);
        Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCGT (register)

Vector Compare Greater Than takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is greater than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements are the same type, and are signed integers, unsigned integers, or floating-point numbers. The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

This instruction is used by the pseudo-instruction <u>VCLT (register)</u>.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

64-bit SIMD vector (Q == 0)

```
VCGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGT{<c>}{<q>}.<dt> {<Qd>}, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
vtype = if U == '1' then VCGTtype_unsigned else VCGTtype_signed;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

A2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	1	SZ		٧	'n			٧	⁄d		1	1	1	0	Ν	Q	М	0		Vı	m	

64-bit SIMD vector (Q == 0)

```
VCGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
vtype = VCGTtype_fp;
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

T1

						10							 		 			 								 		
Γ	1	1	1	U	1	1	1	1	0	D	si	ze	V	/n		٧	′d	0	0	1	1	N	Q	М	0	٧	m	

```
64-bit SIMD vector (Q == 0)
```

```
VCGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '11' then UNDEFINED;
vtype = if U == '1' then VCGTtype_unsigned else VCGTtype_signed;
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

T2

15	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	0	D	1	SZ		٧	'n			٧	′d		1	1	1	0	N	Q	М	0		٧	m	

64-bit SIMD vector (Q == 0)

```
VCGT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VCGT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
if sz == '1' && InITBlock() then UNPREDICTABLE;
vtype = VCGTtype_fp;
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1 and A2: see *Standard assembler syntax fields*. This encoding must be unconditional. For encoding T1 and T2: see *Standard assembler syntax fields*.

<q> See Standard assembler syntax fields.

<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in "U:size":

size	<dt></dt>
00	S8
01	S16
10	S32
00	U8
01	U16
10	U32
	00 01 10 00 01

For encoding A2 and T2: is the data type for the elements of the vectors, encoded in "sz":

	<u>1 F10</u>
<qd></qd>	Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as $<$ Qd>*2.
<qn></qn>	Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as $<$ Qn>*2.
<qm></qm>	Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as $<$ Qm> $*$ 2.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

<Dm>

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<dt> F32

- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCLE (immediate #0)

Vector Compare Less Than or Equal to Zero takes each element in a vector, and compares it with zero. If it is less than or equal to zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros. The operand vector elements are the same type, and are signed integers or floating-point numbers. The result vector

elements are fields the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

64-bit SIMD vector (Q == 0)

```
VCLE{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCLE{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	О	1	1	size	0	1		Vd		0	F	0	1	1	Q	М	0		۷ı	m	

64-bit SIMD vector (Q == 0)

```
VCLE{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCLE{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the operands, encoded in "F:size":

 F	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	01	F16
1	10	F32

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            if floating_point then
                 bits(esize) zero = FPZero('0');
                 test_passed = FPCompareGE(zero, Elem[D[m+r],e,esize], StandardFPSCRValue());
        else
                 test_passed = (SInt(Elem[D[m+r],e,esize]) <= 0);
        Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);</pre>
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCLE (register)

Vector Compare Less Than or Equal takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is less than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Vector Compare Less Than or Equal takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is less than or equal to the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This is a pseudo-instruction of <u>VCGE (register)</u>. This means:

- The encodings in this description are named to match the encodings of VCGE (register).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of <u>VCGE (register)</u> gives the operational pseudocode for this instruction.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

31	30	29	28	27	26	25	24	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	כ	0	D	size		V	'n			٧	d		0	0	1	1	N	Q	М	1		۷ı	m	

64-bit SIMD vector (Q == 0)

```
VCLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to
VCGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

```
VCLE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
is equivalent to

VCGE{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>
```

A2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	_ 7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	0	SZ		٧	n			٧	′d		1	1	1	0	N	Q	М	0		Vr	n	

```
64-bit SIMD vector (Q == 0)
```

```
VCLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to

VCGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

T1

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	U	1	1	1	1	0	D	siz	ze		V	'n			٧	/d		0	0	1	1	N	Q	М	1		Vı	m	

64-bit SIMD vector (Q == 0)

```
VCLE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to
VCGE{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

```
VCLE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
is equivalent to

VCGE{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>
```

T2

_1	L 5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	1	1	1	1	1	1	1	1	0	D	0	SZ		٧	'n			٧	/d		1	1	1	0	N	Q	М	0		٧	m	

64-bit SIMD vector (Q == 0)

128-bit SIMD vector (Q == 1)

Assembler Symbols

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<c> For encoding A1 and A2: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding T1 and T2: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in "U:size":

U	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	00	U8
1	01	U16
1	10	U32

For encoding A2 and T2: is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Operation

The description of <u>VCGE</u> (<u>register</u>) gives the operational pseudocode for this instruction.

Operational information

The description of *VCGE_r* gives the operational pseudocode for this instruction.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

VCLT (immediate #0)

Vector Compare Less Than Zero takes each element in a vector, and compares it with zero. If it is less than zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

The operand vector elements are the same type, and are signed integers or floating-point numbers. The result vector elements are fields the same size as the operand vector elements.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
                                                                          5
                                                                 8
                                                                    7
                                                                       6
                      1 D 1 1
              0
                   1
                                  size
                                       0
                                          1
                                                 Vd
                                                         0
                                                           F
                                                              1
                                                                 0
```

64-bit SIMD vector (Q == 0)

```
VCLT{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCLT{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	О	1	1	size	0	1	_ V	′d		0	F	1	0	0	Q	М	0		۷ı	m	

64-bit SIMD vector (Q == 0)

```
VCLT{<c>}{<q>}.<dt> {<Dd>,} <Dm>, #0
```

128-bit SIMD vector (Q == 1)

```
VCLT{<c>}{<q>}.<dt> {<Qd>,} <Qm>, #0

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the operands, encoded in "F:size":

F	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	01	F16
1	10	F32

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDEnabled();
    for r = 0 to regs-1
        for e = 0 to elements-1
            if floating_point then
                 bits(esize) zero = FPZero('0');
                 test_passed = FPCompareGT(zero, Elem[D[m+r],e,esize], StandardFPSCRValue());
        else
                 test_passed = (SInt(Elem[D[m+r],e,esize]) < 0);
        Elem[D[d+r],e,esize] = if test_passed then Ones(esize) else Zeros(esize);</pre>
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCLT (register)

Vector Compare Less Than takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is less than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Vector Compare Less Than takes each element in a vector, and compares it with the corresponding element of a second vector. If the first is less than the second, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

This is a pseudo-instruction of <u>VCGT (register)</u>. This means:

- The encodings in this description are named to match the encodings of <u>VCGT (register)</u>.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of <u>VCGT (register)</u> gives the operational pseudocode for this instruction.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

31	30	29	28	27	26	25	24	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	כ	0	Δ	size		٧	n			٧	d		0	0	1	1	N	Q	М	0		۷ı	n	

64-bit SIMD vector (Q == 0)

```
VCLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to
VCGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

```
VCLT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
is equivalent to
VCGT{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>
```

A2

_31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	_ 7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	1	SZ		٧	n			٧	′d		1	1	1	0	N	Q	М	0		Vr	n	

```
64-bit SIMD vector (Q == 0)
```

```
VCLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to

VCGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	U	1	1	1	1	0	D	si	ze		٧	'n			٧	⁄d		0	0	1	1	N	Q	М	0		Vı	m	

64-bit SIMD vector (Q == 0)

```
VCLT{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
is equivalent to
VCGT{<c>}{<q>}.<dt> <Dd>, <Dm>, <Dn>
```

128-bit SIMD vector (Q == 1)

```
VCLT{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
is equivalent to
VCGT{<c>}{<q>}.<dt> <Qd>, <Qm>, <Qn>
```

T2

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1	1	1	1	1	1	1	0	D	1	SZ		٧	'n			٧	/d		1	1	1	0	N	Q	М	0		٧	m	

64-bit SIMD vector (Q == 0)

128-bit SIMD vector (Q == 1)

Assembler Symbols

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<c> For encoding A1 and A2: see Standard assembler syntax fields. This encoding must be unconditional.

For encoding T1 and T2: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> For encoding A1 and T1: is the data type for the elements of the operands, encoded in "U:size":

U	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	00	U8
1	01	U16
1	10	U32

For encoding A2 and T2: is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Operation

The description of <u>VCGT (register)</u> gives the operational pseudocode for this instruction.

Operational information

The description of *VCGT_r* gives the operational pseudocode for this instruction.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

VCMLA

Vector Complex Multiply Accumulate.

This instruction operates on complex numbers that are represented in SIMD&FP registers as pairs of elements, with the more significant element holding the imaginary part of the number and the less significant element holding the real part of the number. Each element holds a floating-point value. It performs the following computation on the corresponding complex number element pairs from the two source registers and the destination register:

- Considering the complex number from the second source register on an Argand diagram, the number is rotated counterclockwise by 0, 90, 180, or 270 degrees.
- The two elements of the transformed complex number are multiplied by:
 - The real element of the complex number from the first source register, if the transformation was a rotation by 0 or 180 degrees.
 - The imaginary element of the complex number from the first source register, if the transformation was a rotation by 90 or 270 degrees.
- The complex number resulting from that multiplication is added to the complex number from the destination register.

The multiplication and addition operations are performed as a fused multiply-add, without any intermediate rounding. Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT FCMAArmv8.3)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 0 rot D 1 S Vn Vd 1 0 0 0 N Q M 0 Vm
```

64-bit SIMD vector (Q == 0)

```
VCMLA{<q>}.<dt> <Dd>, <Dn>, <Dm>, #<rotate>
```

128-bit SIMD vector (Q == 1)

```
VCMLA{<q>}.<dt> <Qd>, <Qn>, <Qm>, #<rotate>

if !HaveFCADDExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
esize = 16 << UInt(S);
if !HaveFP16Ext() && esize == 16 then UNDEFINED;
elements = 64 DIV esize;
regs = if Q == '0' then 1 else 2;</pre>
```

T1

(FEAT_FCMAArmv8.3)

```
15 14 13 12 11 10 9
                     8
                        7
                           6
                                       2
                                          1 0 15 14 13 12 11 10
                                                                           6
                                                                                       2
                              1
                                 S
                                        Vn
                                                            1
                  0
                     rot
                           D
                                                    Vd
                                                               0
                                                                  0
                                                                     0
                                                                        Ν
                                                                           QΙ
```

VCMLA Page 112

```
64-bit SIMD vector (Q == 0)
```

```
VCMLA{<q>}.<dt> <Dd>, <Dn>, <Dm>, #<rotate>
```

128-bit SIMD vector (Q == 1)

```
VCMLA{<q>}.<dt> <Qd>, <Qn>, <Qm>, #<rotate>

if InITBlock() then UNPREDICTABLE;
if !HaveFCADDExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
esize = 16 << UInt(S);
if !HaveFP16Ext() && esize == 16 then UNDEFINED;
elements = 64 DIV esize;
regs = if Q == '0' then 1 else 2;</pre>
```

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the vectors, encoded in "S":

S	<dt></dt>
0	F16
1	F32

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<rotate> Is the rotation to be applied to elements in the second SIMD&FP source register, encoded in "rot":

rot	<rotate></rotate>
00	0
01	90
10	180
11	270

VCMLA Page 113

Operation

```
EncodingSpecificOperations();
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = D[n+r];
    operand2 = D[m+r];
    operand3 = D[d+r];
    for e = 0 to (elements DIV 2)-1
         case rot of
             when '00'
                 element1 = Elem[operand2,e*2,esize];
                 element2 = <u>Elem[operand1,e*2,esize];</u>
                 element3 = Elem[operand2,e*2+1,esize];
                 element4 = Elem[operand1,e*2,esize];
             when '01'
                 element1 = FPNeg(Elem[operand2,e*2+1,esize]);
                 element2 = Elem[operand1,e*2+1,esize];
                 element3 = Elem[operand2,e*2,esize];
                 element4 = Elem[operand1,e*2+1,esize];
             when '10'
                 element1 = FPNeg(Elem[operand2,e*2,esize]);
                 element2 = Elem[operand1,e*2,esize];
                 element3 = FPNeg(Elem[operand2,e*2+1,esize]);
                 element4 = <u>Elem[operand1,e*2,esize];</u>
             when '11'
                 element1 = <u>Elem</u>[operand2,e*2+1,esize];
                 element2 = Elem[operand1,e*2+1,esize];
                 element3 = FPNeg(Elem[operand2,e*2,esize]);
                 element4 = <u>Elem</u>[operand1,e*2+1,esize];
         result1 = FPMulAdd(Elem[operand3,e*2,esize],element2,element1, StandardFPSCRValue());
         result2 = FPMulAdd(Elem[operand3,e*2+1,esize],element4,element3, StandardFPSCRValue());
         \underline{Elem}[\underline{D}[d+r], e^*2, esize] = result1;
         \underline{\mathsf{Elem}}[\underline{\mathsf{D}}[\mathsf{d+r}], \mathsf{e*2+1}, \mathsf{esize}] = \mathsf{result2};
```

 $\begin{array}{c} \text{Internal version only: isa} \ \ \underline{\text{v01_24}} \\ \text{v01_19}, \ \text{pseudocode} \ \ \underline{\text{v2020-12}} \\ \text{v2020-09_xml}, \ \text{sve} \ \ \underline{\text{v2020-12-3-g87778bb}} \\ \text{v2020-12-17T152020-09-30T21:} \\ \text{2020-12-17T152020-09-30T21:} \\ \text{2035} \end{array}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VCMLA Page 114

VCMLA (by element)

Vector Complex Multiply Accumulate (by element).

This instruction operates on complex numbers that are represented in SIMD&FP registers as pairs of elements, with the more significant element holding the imaginary part of the number and the less significant element holding the real part of the number. Each element holds a floating-point value. It performs the following computation on complex numbers from the first source register and the destination register with the specified complex number from the second source register:

- Considering the complex number from the second source register on an Argand diagram, the number is rotated counterclockwise by 0, 90, 180, or 270 degrees.
- The two elements of the transformed complex number are multiplied by:
 - The real element of the complex number from the first source register, if the transformation was a rotation by 0 or 180 degrees.
 - The imaginary element of the complex number from the first source register, if the transformation was a rotation by 90 or 270 degrees.
- The complex number resulting from that multiplication is added to the complex number from the destination register.

The multiplication and addition operations are performed as a fused multiply-add, without any intermediate rounding. Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FCMAArmv8.3)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 0 S D rot Vn Vd 1 0 0 0 N Q M 0 Vm
```

64-bit SIMD vector of half-precision floating-point (S == 0 && Q == 0)

```
VCMLA{<q>}.F16 <Dd>, <Dn>, <Dm>[<index>], #<rotate>
```

64-bit SIMD vector of single-precision floating-point (S == 1 && Q == 0)

```
VCMLA{<q>}.F32 <Dd>>, <Dn>, <Dm>[0], #<rotate>
```

128-bit SIMD vector of half-precision floating-point (S == 0 && Q == 1)

```
VCMLA{<q>}.F16 <Qd>, <Qn>, <Dm>[<index>], #<rotate>
```

128-bit SIMD vector of single-precision floating-point (S == 1 && Q == 1)

```
VCMLA{<q>}.F32 <Qd>, <Qn>, <Dm>[0], #<rotate>

if !HaveFCADDExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn);
m = if S=='1' then UInt(M:Vm) else UInt(Vm);
esize = 16 << UInt(S);
if !HaveFP16Ext() && esize == 16 then UNDEFINED;
elements = 64 DIV esize;
regs = if Q == '0' then 1 else 2;
index = if S=='1' then 0 else UInt(M);</pre>
```

Т1

(FEAT_FCMAArmv8.3)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 1 0 | S | D | rot | Vn | Vd | 1 0 0 0 | N | Q | M | O | Vm
```

64-bit SIMD vector of half-precision floating-point (S == 0 && Q == 0)

```
VCMLA{<q>}.F16 <Dd>, <Dn>, <Dm>[<index>], #<rotate>
```

64-bit SIMD vector of single-precision floating-point (S == 1 && Q == 0)

```
VCMLA{<q>}.F32 <Dd>, <Dn>, <Dm>[0], #<rotate>
```

128-bit SIMD vector of half-precision floating-point (S == 0 & Q == 1)

```
VCMLA{<q>}.F16 <Qd>>, <Qn>, <Dm>[<index>], #<rotate>
```

128-bit SIMD vector of single-precision floating-point (S == 1 && Q == 1)

```
VCMLA{<q>}.F32 <Qd>, <Qn>, <Dm>[0], #<rotate>

if InITBlock() then UNPREDICTABLE;
if !HaveFCADDExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' | Vn<0> == '1') then UNDEFINED;
d = UInt(D:Vd); n = UInt(N:Vn);
m = if S=='1' then UInt(M:Vm) else UInt(Vm);
esize = 16 << UInt(S);
if !HaveFP16Ext() && esize == 16 then UNDEFINED;
elements = 64 DIV esize;
regs = if Q == '0' then 1 else 2;
index = if S=='1' then 0 else UInt(M);</pre>
```

Assembler Symbols

<q> See Standard assembler syntax fiel</q>
--

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> For the half-precision scalar variant: is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm" field.

For the single-precision scalar variant: is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<index> Is the element index in the range 0 to 1, encoded in the "M" field.

<rotate> Is the rotation to be applied to elements in the second SIMD&FP source register, encoded in "rot":

rot	<rotate></rotate>
00	0
01	90
10	180
11	270

Operation

```
EncodingSpecificOperations();
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = D[n+r];
    operand2 = \underline{Din}[m];
    operand3 = D[d+r];
    for e = 0 to (elements DIV 2)-1
        case rot of
             when '00'
                 element1 = <u>Elem[operand2,index*2,esize];</u>
                 element2 = <u>Elem</u>[operand1,e*2,esize];
                 element3 = Elem[operand2,index*2+1,esize];
                 element4 = Elem[operand1,e*2,esize];
             when '01'
                 element1 = FPNeg(Elem[operand2,index*2+1,esize]);
                 element2 = Elem[operand1,e*2+1,esize];
                 element3 = <u>Elem</u>[operand2,index*2,esize];
                 element4 = Elem[operand1,e*2+1,esize];
             when '10'
                 element1 = FPNeg(Elem[operand2,index*2,esize]);
                 element2 = Elem[operand1,e*2,esize];
                 element3 = FPNeg(Elem[operand2,index*2+1,esize]);
                 element4 = Elem[operand1,e*2,esize];
             when '11'
                 element1 = Elem[operand2,index*2+1,esize];
                 element2 = <u>Elem</u>[operand1,e*2+1,esize];
                 element3 = FPNeg(Elem[operand2,index*2,esize]);
                 element4 = <u>Elem</u>[operand1,e*2+1,esize];
        result1 = FPMulAdd(Elem[operand3,e*2,esize],element2,element1, StandardFPSCRValue());
        result2 = FPMulAdd(Elem[operand3,e*2+1,esize],element4,element3,StandardFPSCRValue());
        \underline{Elem}[D[d+r], e*2, esize] = result1;
        \underline{Elem}[\underline{D}[d+r], e*2+1, esize] = result2;
```

 $\text{Internal version only: is a} \ \ \frac{\text{v01}_24 \text{v01}_19}{\text{v01}_24 \text{v01}_19}, \ \ \text{pseudocode} \ \ \frac{\text{v2020-12} \text{v2020-09} \text{ xml}}{\text{v2020-12-3-g87778bb}}, \ \ \text{sve} \ \ \frac{\text{v2020-12-3-g87778bb}}{\text{2020-12-17T152020-09-30T21}}; \ \ 2035 \text{v2020-12-17T152020-09-30T21}; \ \ ext{v2020-12-17T152020-09-30T21}; \ \ \text{v2020-12-17T152020-09-30T21}; \ \ \text{v2020-12-17T152020-09-30T21}; \ \ \text{v2020-12-17T152020-09-30T21}; \ \ \text{v2020-12-17T15200-09-30T21}; \ \ \text{v2$

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCMP

Vector Compare compares two floating-point registers, or one floating-point register and zero. It writes the result to the *FPSCR* flags. These are normally transferred to the *PSTATE*.{N, Z, C, V} Condition flags by a subsequent VMRS instruction.

This instruction raises an Invalid Operation floating-point exception if either or both of the operands is a signaling NaN.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VCMP{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VCMP{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCMP{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
quiet_nan_exc = (E == '1'); with_zero = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

A2

	31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9 8	3 7	6	5	4	3	2	1	0
ſ	!= 1111	1	1	1	0	1	D	1	1	0	1	0	1		Vd		1	0	size	0	1	(0)	0	(0)	(0)	(0)	(0)
	cond																			F							

```
Half-precision scalar (size == 01)
(FEAT FP16Armv8.2)
 VCMP{<c>}{<q>}.F16 <Sd>, #0.0
Single-precision scalar (size == 10)
 VCMP{<c>}{<q>}.F32 <Sd>, #0.0
Double-precision scalar (size == 11)
 VCMP{<c>}{<q>}.F64 < Dd>, #0.0
 if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && cond != '1110' then UNPREDICTABLE;
 quiet_nan_exc = (E == '1'); with_zero = TRUE;
 case size of
     when '01' esize = 16; d = UInt(Vd:D);
     when '10' esize = 32; d = UInt(Vd:D);
     when '11' esize = 64; d = UInt(D:Vd);
CONSTRAINED UNPREDICTABLE behavior
 If size == '01' && cond != '1110', then one of the following behaviors must occur:
    • The instruction is UNDEFINED.
       The instruction executes as if it passes the Condition code check.
    • The instruction executes as NOP. This means it behaves as if it fails the Condition code check.
T1
                                      3 2 1 0 15 14 13 12 11 10 9 8
                                                                                6 5
      1 0 1 1 1 0 1 D 1
                                                                                1 | M | 0
                                      0 | 1
                                             0
                                                0
                                                       Vd
                                                                1
                                                                   0
                                                                      size
                                                                            0
Half-precision scalar (size == 01)
(FEAT FP16Armv8.2)
 VCMP{<c>}{<q>}.F16 <Sd>, <Sm>
Single-precision scalar (size == 10)
 VCMP{<c>}{<q>}.F32 <Sd>, <Sm>
Double-precision scalar (size == 11)
```

```
VCMP{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
quiet_nan_exc = (E == '1'); with_zero = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

```
15 14 13 12 11 10
                                     3
                                        2
                                           1
                                               0 15 14 13 12 11 10 9 8
                                                                              6
                      0
                         1
                            D 1
                                     0
                                        1
                                            0
                                               1
                                                      Vd
                                                              1
                                                                 0
                                                                     size
                                                                           0 |
                                                                              1 (0) 0 (0) (0) (0) (0)
```

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VCMP{<c>}{<q>}.F16 <Sd>, #0.0
```

Single-precision scalar (size == 10)

```
VCMP{<c>}{<q>}.F32 <Sd>, #0.0
```

Double-precision scalar (size == 11)

```
VCMP{<c>}{<q>}.F64 <Dd>, #0.0
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
quiet_nan_exc = (E == '1'); with_zero = TRUE;
case size of
   when '01' esize = 16; d = UInt(Vd:D);
   when '10' esize = 32; d = UInt(Vd:D);
   when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Sm> Is the 64-bit name of the SIMD&FP source register, encoded in the "D:Vd" field.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();    CheckVFPEnabled(TRUE);
    bits(4) nzcv;
    case esize of
        when 16
            bits(16) op16 = if with_zero then FPZero('0') else S[m]<15:0>;
            nzcv = FPCompare(S[d]<15:0>, op16, quiet_nan_exc, FPSCR[]);
    when 32
        bits(32) op32 = if with_zero then FPZero('0') else S[m];
        nzcv = FPCompare(S[d], op32, quiet_nan_exc, FPSCR[]);
    when 64
        bits(64) op64 = if with_zero then FPZero('0') else D[m];
        nzcv = FPCompare(D[d], op64, quiet_nan_exc, FPSCR[]);

FPSCR<31:28> = nzcv; // FPSCR.<N,Z,C,V> set to nzcv
```

Operational information

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands is a NaN, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. An unordered comparison sets the FPSCR condition flags to N=0, Z=0, C=1, and V=1. If CPSR.DIT is 1 and this instruction passes its condition execution check:

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VCMPE

Vector Compare, raising Invalid Operation on NaN compares two floating-point registers, or one floating-point register and zero. It writes the result to the *FPSCR* flags. These are normally transferred to the *PSTATE*.{N, Z, C, V} Condition flags by a subsequent VMRS instruction.

This instruction raises an Invalid Operation floating-point exception if either or both of the operands is any type of NaN.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VCMPE{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VCMPE{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCMPE{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
quiet_nan_exc = (E == '1'); with_zero = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

A2

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9 8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	D	1	1	0	1	0	1		Vd		1	0	size	1	1	(0)	0	(0)	(0)	(0)	(0)
cond																			F							

```
(FEAT FP16Armv8.2)
 VCMPE{<c>}{<q>}.F16 <Sd>, #0.0
Single-precision scalar (size == 10)
 VCMPE{<c>}{<q>}.F32 <Sd>, #0.0
Double-precision scalar (size == 11)
 VCMPE{<c>}{<q>}.F64 < Dd>, #0.0
 if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && cond != '1110' then UNPREDICTABLE;
 quiet_nan_exc = (E == '1'); with_zero = TRUE;
 case size of
     when '01' esize = 16; d = UInt(Vd:D);
     when '10' esize = 32; d = UInt(Vd:D);
     when '11' esize = 64; d = UInt(D:Vd);
CONSTRAINED UNPREDICTABLE behavior
 If size == '01' && cond != '1110', then one of the following behaviors must occur:
    • The instruction is UNDEFINED.
       The instruction executes as if it passes the Condition code check.
    • The instruction executes as NOP. This means it behaves as if it fails the Condition code check.
T1
                                      3 2 1 0 15 14 13 12 11 10 9 8
                                                                                6 5
      1 0 1 1 1 0 1 D 1
                                      0 | 1
                                                                                1 | M | 0
                                             0
                                                0
                                                       Vd
                                                                1
                                                                   0
                                                                      size
                                                                             1
Half-precision scalar (size == 01)
(FEAT FP16Armv8.2)
 VCMPE{<c>}{<q>}.F16 <Sd>, <Sm>
Single-precision scalar (size == 10)
 VCMPE{<c>}{<q>}.F32 <Sd>, <Sm>
Double-precision scalar (size == 11)
 VCMPE{<c>}{<q>}.F64 < Dd>, < Dm>
 if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && <u>InITBlock()</u> then UNPREDICTABLE;
 quiet_nan_exc = (E == '1'); with_zero = FALSE;
 case size of
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

• The instruction is UNDEFINED.

Half-precision scalar (size == 01)

• The instruction executes as if it passes the Condition code check.

when '01' esize = 16; $d = \underbrace{UInt}(Vd:D)$; $m = \underbrace{UInt}(Vm:M)$; when '10' esize = 32; $d = \underbrace{UInt}(Vd:D)$; $m = \underbrace{UInt}(Vm:M)$; when '11' esize = 64; $d = \underbrace{UInt}(D:Vd)$; $m = \underbrace{UInt}(M:Vm)$;

• The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

```
15 14 13 12 11 10 9
                                     3
                                        2
                                           1
                                               0 15 14 13 12 11 10 9 8
                                                                              6
                      0
                         1
                            D 1
                                     0
                                        1
                                            0
                                               1
                                                      Vd
                                                              1
                                                                 0
                                                                     size
                                                                           1 |
                                                                              1 (0) 0 (0) (0) (0) (0)
```

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VCMPE{<c>}{<q>}.F16 <Sd>, #0.0
```

Single-precision scalar (size == 10)

```
VCMPE{<c>}{<q>}.F32 <Sd>, #0.0
```

Double-precision scalar (size == 11)

```
VCMPE{<c>}{<q>}.F64 <Dd>, #0.0
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
quiet_nan_exc = (E == '1'); with_zero = TRUE;
case size of
   when '01' esize = 16; d = UInt(Vd:D);
   when '10' esize = 32; d = UInt(Vd:D);
   when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();    CheckVFPEnabled(TRUE);
    bits(4) nzcv;
    case esize of
        when 16
            bits(16) op16 = if with_zero then FPZero('0') else S[m]<15:0>;
            nzcv = FPCompare(S[d]<15:0>, op16, quiet_nan_exc, FPSCR[]);
    when 32
        bits(32) op32 = if with_zero then FPZero('0') else S[m];
        nzcv = FPCompare(S[d], op32, quiet_nan_exc, FPSCR[]);
    when 64
        bits(64) op64 = if with_zero then FPZero('0') else D[m];
        nzcv = FPCompare(D[d], op64, quiet_nan_exc, FPSCR[]);

FPSCR<31:28> = nzcv; // FPSCR.<N,Z,C,V> set to nzcv
```

Operational information

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands is a NaN, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. An unordered comparison sets the FPSCR condition flags to N=0, Z=0, C=1, and V=1. If CPSR.DIT is 1 and this instruction passes its condition execution check:

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VCVT (from single-precision to BFloat16, Advanced SIMD)

Vector Convert from single-precision to BFloat16 converts each 32-bit element in a vector from single-precision floating-point to BFloat16 format, and writes the result into a second vector. The result vector elements are half the width of the source vector elements.

Unlike the BFloat16 multiplication instructions, this instruction uses the Round to Nearest rounding mode, and can generate a floating-point exception that causes cumulative exception bits in the FPSCR to be set.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

(FEAT_AA32BF16Armv8.6)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	0	0	1	1	1	D	1	1	0	1	1	0		Vd		0	1	1	0	0	1	М	0		Vı	m	

A1

```
VCVT{<c>}{<q>}.BF16.F32 <Dd>, <Qm>
if !HaveAArch32BF16Ext() then UNDEFINED;
if Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer m = UInt(M:Vm);
```

T1

(FEAT AA32BF16Armv8.6)

15	5 1	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	D	1	1	0	1	1	0		Vo	b		0	1	1	0	0	1	М	0		V	m	

T1

```
VCVT{<c>}{<q>}.BF16.F32 <Dd>, <Qm>

if !HaveAArch32BF16Ext() then UNDEFINED;
if Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer m = UInt(M:Vm);
```

Assembler Symbols

- <c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.
 - For encoding T1: see Standard assembler syntax fields.
- <q> See Standard assembler syntax fields.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation

```
bits(128) operand;
bits(64) result;

if ConditionPassed() then
    EncodingSpecificOperations();
    CheckAdvSIMDEnabled();

operand = Q[m>>1];
    for e = 0 to 3
        bits(32) op = Elem[operand, e, 32];
        Elem[result, e, 16] = FPConvertBF(op, StandardFPSCRValue());
D[d] = result;
```

 $Copyright @ 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

VCVT (floating-point to integer, floating-point)

Convert floating-point to integer with Round towards Zero converts a value in a register from floating-point to a 32-bit integer, using the Round towards Zero rounding mode, and places the result in a second register.

VCVT (between floating-point and fixed-point, floating-point) describes conversions between floating-point and 16-bit integers.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	D	1	1	1	1	0	Χ		V	d		1	0	siz	e	1	1	М	0		٧	m	
cond										(pc:	2									ор							

```
VCVT{<c>}{<q>}.U32.F16 <Sd>, <Sm>
Half-precision scalar (opc2 == 101 && size == 01)
(FEAT FP16Armv8.2)
 VCVT{<c>}{<q>}.S32.F16 <Sd>, <Sm>
Single-precision scalar (opc2 == 100 \&\& size == 10)
 VCVT{<c>}{<q>}.U32.F32 <Sd>, <Sm>
Single-precision scalar (opc2 == 101 && size == 10)
 VCVT{<c>}{<q>}.S32.F32 <Sd>, <Sm>
Double-precision scalar (opc2 == 100 && size == 11)
 VCVT{<c>}{<q>}.U32.F64 <Sd>, <Dm>
Double-precision scalar (opc2 == 101 && size == 11)
 VCVT{<c>}{<q>}.S32.F64 <Sd>, <Dm>
 if opc2 != '000' && opc2 != '10x' then SEE "Related encodings"; if size == '00' | (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && cond != '1110' then UNPREDICTABLE;
 to_integer = (opc2<2> == '1');
 if to integer then
      unsigned = (opc2<0> == '0');
      rounding = if op == '1' then <a href="FPRounding_ZER0">FPRoundingMode</a>(FPSCR[]);
      d = UInt(Vd:D);
      case size of
          when '01' esize = 16; m = UInt(Vm:M);
          when '10' esize = 32; m = UInt(Vm:M);
          when '11' esize = 64; m = UInt(M:Vm);
 else
      unsigned = (op == '0');
      rounding = FPRoundingMode(FPSCR[]);
      m = UInt(Vm:M);
      case size of
          when '01' esize = 16; d = UInt(Vd:D);
          when '10' esize = 32; d = UInt(Vd:D);
          when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

Half-precision scalar (opc2 == 100 && size == 01)

(FEAT FP16Armv8.2)

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	D	1	1	1	1	0	Х		Vd		1	0	siz	ze	1	1	М	0		V	m	
•													0	pci	2								ор							

```
Half-precision scalar (opc2 == 100 \&\& size == 01)
(FEAT FP16Armv8.2)
 VCVT{<c>}{<q>}.U32.F16 <Sd>, <Sm>
Half-precision scalar (opc2 == 101 \&\& size == 01)
(FEAT FP16Armv8.2)
 VCVT{<c>}{<q>}.S32.F16 <Sd>, <Sm>
Single-precision scalar (opc2 == 100 \&\& size == 10)
 VCVT{<c>}{<q>}.U32.F32 <Sd>, <Sm>
Single-precision scalar (opc2 == 101 && size == 10)
 VCVT{<c>}{<q>}.S32.F32 <Sd>, <Sm>
Double-precision scalar (opc2 == 100 && size == 11)
 VCVT{<c>}{<q>}.U32.F64 <Sd>, <Dm>
Double-precision scalar (opc2 == 101 && size == 11)
 VCVT{<c>}{<q>}.S32.F64 <Sd>, <Dm>
 if opc2 != '000' && opc2 != '10x' then SEE "Related encodings"; if size == '00' | (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && <u>InITBlock()</u> then UNPREDICTABLE;
 to_integer = (opc2<2> == '1');
 if to integer then
      unsigned = (opc2<0> == '0');
      rounding = if op == '1' then <a href="FPRounding_ZER0">FPRoundingMode</a>(FPSCR[]);
      d = UInt(Vd:D);
      case size of
          when '01' esize = 16; m = UInt(Vm:M);
          when '10' esize = 32; m = UInt(Vm:M);
          when '11' esize = 64; m = UInt(M:Vm);
 else
      unsigned = (op == '0');
      rounding = FPRoundingMode(FPSCR[]);
      m = UInt(Vm:M);
      case size of
          when '01' esize = 16; d = UInt(Vd:D);
          when '10' esize = 32; d = UInt(Vd:D);
          when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Related encodings: See *Floating-point data-processing* for the T32 instruction set, or *Floating-point data-processing* for the A32 instruction set.

Assembler Symbols

```
<c> See Standard assembler syntax fields.
```

<q> See Standard assembler syntax fields.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
if ConditionPassed() then
   if to integer then
       case esize of
           when 16
              S[d] = FPToFixed(S[m]<15:0>, 0, unsigned, FPSCR[], rounding);
           when 32
              S[d] = \frac{FPToFixed}{S[m]}, 0, unsigned, FPSCR[], rounding);
           when 64
              S[d] = FPToFixed(D[m], 0, unsigned, FPSCR[], rounding);
   else
       case esize of
           when 16
              bits(16) fp16 = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
              S[d] = Zeros(16):fp16;
              S[d] = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
           when 64
              D[d] = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
```

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCVT (integer to floating-point, floating-point)

Convert integer to floating-point converts a 32-bit integer to floating-point using the rounding mode specified by the *FPSCR*, and places the result in a second register.

VCVT (between floating-point and fixed-point, floating-point) describes conversions between floating-point and 16-bit integers.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
                                                                    9
                                                                                5
                                                                       8
                                                                             6
 !=1111
                           D | 1
                                 1
                                     1 | 0
                                           0
                                              0
                                                     Vd
                                                              1
                                                                0
                                                                    size
                                                                         qol
                                         opc2
   cond
```

```
(FEAT_FP16Armv8.2)

VCVT{<c>}{<q>}.F16.<dt> <Sd>, <Sm>
Single-precision scalar (size == 10)
```

Half-precision scalar (size == 01)

```
VCVT{<c>}{<q>}.F32.<dt> <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVT{<c>}{<q>}.F64.<dt> <Dd>, <Sm>
if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
to_integer = (opc2<2> == '1');
if to_integer then
    unsigned = (opc2<0> == '0');
    rounding = if op == '1' then <a href="FPRounding_ZER0">FPRoundingMode</a>(FPSCR[]);
    d = UInt(Vd:D);
    case size of
        when '01' esize = 16; m = UInt(Vm:M);
        when '10' esize = 32; m = UInt(Vm:M);
        when '11' esize = 64; m = UInt(M:Vm);
else
    unsigned = (op == '0');
    rounding = FPRoundingMode(FPSCR[]);
    m = UInt(Vm:M);
    case size of
        when '01' esize = 16; d = UInt(Vd:D);
        when '10' esize = 32; d = UInt(Vd:D);
        when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

```
2 1 0 15 14 13 12 11 10 9 8
15 14 13 12 11 10 9
                         6
                                 3
                                                                      6
                                                                                 2
        0
          1
              1
                1
                   0
                      1
                        D 1
                              1
                                 1
                                    0
                                       0 0
                                                Vd
                                                        1
                                                          0
                                                                     1 | M |
                                                                                 Vm
                                                             size op
                                     opc2
```

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)
```

```
VCVT{<c>}{<q>}.F16.<dt> <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VCVT{<c>}{<q>}.F32.<dt> <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVT{<c>}{<q>}.F64.<dt> <Dd>, <Sm>
if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && <u>InITBlock()</u> then UNPREDICTABLE;
to_integer = (opc2<2> == '1');
if to_integer then
    unsigned = (opc2<0> == '0');
    rounding = if op == '1' then <a href="FPRounding_ZER0">FPRoundingMode</a>(FPSCR[]);
    d = UInt(Vd:D);
    case size of
        when '01' esize = 16; m = UInt(Vm:M);
        when '10' esize = 32; m = UInt(Vm:M);
        when '11' esize = 64; m = UInt(M:Vm);
else
    unsigned = (op == '0');
    rounding = <a href="mailto:FPSCR[]">FPRoundingMode</a>(FPSCR[]);
    m = UInt(Vm:M);
    case size of
        when '01' esize = 16; d = UInt(Vd:D);
        when '10' esize = 32; d = UInt(Vd:D);
        when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Related encodings: See *Floating-point data-processing* for the T32 instruction set, or *Floating-point data-processing* for the A32 instruction set.

Assembler Symbols

<c> See St</c>	andard assemb	ler syntax fields	•

- See Standard assembler syntax fields. <
- Is the data type for the operand, encoded in "op": <dt>

op	<dt></dt>
0	U32
1	S32

- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

Operation

```
if ConditionPassed() then
   if to_integer then
       case esize of
           when 16
               S[d] = FPToFixed(S[m]<15:0>, 0, unsigned, FPSCR[], rounding);
           when 32
               S[d] = \frac{FPToFixed}{S[m]}, 0, unsigned, FPSCR[], rounding);
           when 64
               S[d] = FPToFixed(D[m], 0, unsigned, FPSCR[], rounding);
   else
       case esize of
           when 16
               bits(16) fp16 = \underline{FixedToFP}(\underline{S}[m], 0, unsigned, FPSCR[], rounding);
               S[d] = Zeros(16):fp16;
           when 32
               S[d] = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
           when 64
               D[d] = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
```

Internal version only: is a $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCVT (between floating-point and fixed-point, floating-point)

Convert between floating-point and fixed-point converts a value in a register from floating-point to fixed-point, or from fixed-point to floating-point. Software can specify the fixed-point value as either signed or unsigned.

The fixed-point value can be 16-bit or 32-bit. Conversions from fixed-point values take their operand from the low-order bits of the source register and ignore any remaining bits. Signed conversions to fixed-point values sign-extend the result value to the destination register width. Unsigned conversions to fixed-point values zero-extend the result value to the destination register width.

The floating-point to fixed-point operation uses the Round towards Zero rounding mode. The fixed-point to floating-point operation uses the Round to Nearest rounding mode.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31 30 29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	. 1	1	1	0	1	D	1	1	1	ор	1	U		Vd		1	0	sf		SX	1	i	0		im	m4	
cond																											

```
Half-precision scalar (op == 0 \&\& sf == 01)
(FEAT FP16Armv8.2)
 VCVT{<c>}{<q>}.F16.<dt> <Sdm>, <Sdm>, #<fbits>
Half-precision scalar (op == 1 \&\& sf == 01)
(FEAT FP16Armv8.2)
 VCVT{<c>}{<q>}.<dt>.F16 <Sdm>, <Sdm>, #<fbits>
Single-precision scalar (op == 0 \&\& sf == 10)
 VCVT{<c>}{<q>}.F32.<dt> <Sdm>, <Sdm>, #<fbits>
Single-precision scalar (op == 1 \&\& sf == 10)
 VCVT{<c>}{<q>}.<dt>.F32 <Sdm>, <Sdm>, #<fbits>
Double-precision scalar (op == 0 \&\& sf == 11)
 VCVT{<c>}{<q>}.F64.<dt> <Ddm>, <Ddm>, #<fbits>
Double-precision scalar (op == 1 \&\& sf == 11)
 VCVT{<c>}{<q>}.<dt>.F64 <Ddm>, <Ddm>, #<fbits>
 if sf == '00' || (sf == '01' && !\underline{\text{HaveFP16Ext}}()) then UNDEFINED;
 if sf == '01' && cond != '1110' then UNPREDICTABLE;
 to_fixed = (op == '1'); unsigned = (U == '1'); size = if sx == '0' then 16 else 32;
 frac_bits = size - UInt(imm4:i);
 case sf of
      when '01' fp_size = 16; d = UInt(Vd:D);
      when '10' fp_size = 32; d = UInt(Vd:D);
      when '11' fp_{size} = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

if frac bits < 0 then UNPREDICTABLE;

If frac_bits < 0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- · The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 :	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	D	1	1	1	ор	1	U		Vo	1		1	0	S	f	sx	1	i	0		imı	m4	

```
Half-precision scalar (op == 0 \&\& sf == 01)
(FEAT FP16Armv8.2)
 VCVT{<c>}{<q>}.F16.<dt> <Sdm>, <Sdm>, #<fbits>
Half-precision scalar (op == 1 \&\& sf == 01)
(FEAT FP16Armv8.2)
 VCVT{<c>}{<q>}.<dt>.F16 <Sdm>, <Sdm>, #<fbits>
Single-precision scalar (op == 0 \&\& sf == 10)
 VCVT{<c>}{<q>}.F32.<dt> <Sdm>, <Sdm>, #<fbits>
Single-precision scalar (op == 1 \&\& sf == 10)
 VCVT{<c>}{<q>}.<dt>.F32 <Sdm>, <Sdm>, #<fbits>
Double-precision scalar (op == 0 \&\& sf == 11)
 VCVT{<c>}{<q>}.F64.<dt> <Ddm>, <Ddm>, #<fbits>
Double-precision scalar (op == 1 \&\& sf == 11)
 VCVT{<c>}{<q>}.<dt>.F64 <Ddm>, <Ddm>, #<fbits>
 if sf == '00' \mid \mid (sf == '01' \&\& ! HaveFP16Ext()) then UNDEFINED;
 if sf == '01' && <u>InITBlock()</u> then UNPREDICTABLE;
 to_fixed = (op == '1'); unsigned = (U == '1'); size = if sx == '0' then 16 else 32;
 frac_bits = size - UInt(imm4:i);
 case sf of
      when '01' fp_size = 16; d = UInt(Vd:D);
      when '10' fp_{size} = 32; d = UInt(Vd:D);
      when '11' fp_{size} = 64; d = UInt(D:Vd);
 if frac bits < 0 then UNPREDICTABLE;
```

CONSTRAINED UNPREDICTABLE behavior

If frac_bits < 0, then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as NOP.
- The value in the destination register is UNKNOWN.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*, and particularly *VCVT* (between floating-point and fixed-point).

Assembler Symbols

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the fixed-point number, encoded in "U:sx":

U	SX	<dt></dt>
0	0	S16
0	1	S32
1	0	U16
1	1	U32

<Sdm> Is the 32-bit name of the SIMD&FP destination and source register, encoded in the "Vd:D" field.

<Ddm> Is the 64-bit name of the SIMD&FP destination and source register, encoded in the "D:Vd" field.

<fbits> The number of fraction bits in the fixed-point number:

- If <dt> is S16 or U16, <fbits> must be in the range 0-16. (16 <fbits>) is encoded in [imm4, il
- If <dt> is S32 or U32, <fbits> must be in the range 1-32. (32 <fbits>) is encoded in [imm4, i].

Operation

```
if ConditionPassed() then
    if to fixed then
        bits(size) result;
        case fp_size of
            when 16
                result = FPToFixed(S[d]<15:0>, frac_bits, unsigned, FPSCR[], FPRounding_ZERO);
                S[d] = Extend(result, 32, unsigned);
                result = <u>FPToFixed(S[d]</u>, frac bits, unsigned, FPSCR[], <u>FPRounding ZERO</u>);
                S[d] = Extend(result, 32, unsigned);
                result = \underline{FPToFixed}(\underline{D}[d], frac\_bits, unsigned, FPSCR[], \underline{FPRounding\_ZERO});
                D[d] = Extend(result, 64, unsigned);
   else
        case fp_size of
            when 16
                bits(16) fp16 = \frac{\text{FixedToFP}(S[d] < \text{size-1:0})}{\text{frac_bits, unsigned, FPSCR[], }}
                S[d] = Zeros(16):fp16;
            when 32
                S[d] = FixedToFP(S[d]<size-1:0>, frac bits, unsigned, FPSCR[], FPRounding TIEEVEN);
            when 64
                D[d] = FixedToFP(D[d]<size-1:0>, frac bits, unsigned, FPSCR[], FPRounding TIEEVEN);
```

 $\textbf{Copyright} @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

VCVTA (floating-point)

Convert floating-point to integer with Round to Nearest with Ties to Away converts a value in a register from floating-point to a 32-bit integer using the Round to Nearest with Ties to Away rounding mode, and places the result in a second register.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	_0_
1	1	1	1	1	1	1	0	1	D	1	1	1	1	0	0		Vd		1	0	!=	00	ор	1	М	0		Vr	n	
														R	М						siz	70								

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VCVTA\{<q>\}.<dt>.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VCVTA{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTA{<q>}.<dt>.F64 <Sd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 1	L3 1	.2 1	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	1	1	0	0		Vd			1	0	<u></u>	00	ор	1	М	0		٧	m	
														R	М							siz	7 <u>P</u>								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VCVTA{<q>}.<dt>.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VCVTA{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTA{<q>}.<dt>.F64 <Sd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the destination, encoded in "op":

op	<dt></dt>
0	U32
1	S32

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
   when 16
       S[d] = FPToFixed(S[m]<15:0>, 0, unsigned, FPSCR[], rounding);
   when 32
       S[d] = FPToFixed(S[m], 0, unsigned, FPSCR[], rounding);
   when 64
       S[d] = FPToFixed(D[m], 0, unsigned, FPSCR[], rounding);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VCVTB (BFloat16)

Converts the single-precision value in a single-precision register to BFloat16 format and writes the result into the bottom half of a single precision register, preserving the top 16 bits of the destination register.

Unlike the BFloat16 multiplication instructions, this instruction honors all the control bits in the *FPSCR* that apply to single-precision arithmetic, including the rounding mode. This instruction can generate a floating-point exception which causes a cumulative exception bit in the *FPSCR* to be set, or a synchronous exception to be taken, depending on the enable bits in the *FPSCR*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32BF16Armv8.6)

A1

```
VCVTB{<c>}{<q>}.BF16.F32 <Sd>, <Sm>
if !HaveAArch32BF16Ext() then UNDEFINED;
integer d = UInt(Vd:D);
integer m = UInt(Vm:M);
```

T1 (FEAT_AA32BF16Armv8.6)

																 14 13											
1	1	1	0	1	1	1	0	1	О	1	1	0	0	1	1	Vd	1	0	0	1	0	1	М	0	V	m	

T1

```
VCVTB{<c>}{<q>}.BF16.F32 <Sd>, <Sm>

if !HaveAArch32BF16Ext() then UNDEFINED;
integer d = UInt(Vd:D);
integer m = UInt(Vm:M);
```

Assembler Symbols

```
<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    CheckVFPEnabled(TRUE);

S[d]<15:0> = FPConvertBF(S[m], FPSCR[]);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

VCVTM (floating-point)

Convert floating-point to integer with Round towards -Infinity converts a value in a register from floating-point to a 32-bit integer using the Round towards -Infinity rounding mode, and places the result in a second register. Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VCVTM{<q>}.<dt>.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VCVTM{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTM{<q>}.<dt>.F64 <Sd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	1	1	1	1		Vd		1	0	!=	00	ор	1	М	0		V	m	
														R	М						si	ze								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VCVTM{<q>}.<dt>.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VCVTM{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTM{<q>}.<dt>.F64 <Sd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the destination, encoded in "op":

op	<dt></dt>
0	U32
1	S32

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
   when 16
       S[d] = FPToFixed(S[m]<15:0>, 0, unsigned, FPSCR[], rounding);
   when 32
       S[d] = FPToFixed(S[m], 0, unsigned, FPSCR[], rounding);
   when 64
       S[d] = FPToFixed(D[m], 0, unsigned, FPSCR[], rounding);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VCVTN (floating-point)

Convert floating-point to integer with Round to Nearest converts a value in a register from floating-point to a 32-bit integer using the Round to Nearest rounding mode, and places the result in a second register.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VCVTN{<q>}.<dt>.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VCVTN{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTN{<q>}.<dt>.F64 <Sd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

T1

1	_	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	L	1	1	1	1	1	1	0	1	D	1	1	1	1	0	1		Vd		1	0	!=	00	ор	1	М	0		V	m	
															R	М						si	ze								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VCVTN{<q>}.<dt>.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VCVTN{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTN{<q>}.<dt>.F64 <Sd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the destination, encoded in "op":

op	<dt></dt>
0	U32
1	S32

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
   when 16
       S[d] = FPToFixed(S[m]<15:0>, 0, unsigned, FPSCR[], rounding);
   when 32
       S[d] = FPToFixed(S[m], 0, unsigned, FPSCR[], rounding);
   when 64
       S[d] = FPToFixed(D[m], 0, unsigned, FPSCR[], rounding);
```

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_re3}$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VCVTP (floating-point)

Convert floating-point to integer with Round towards +Infinity converts a value in a register from floating-point to a 32-bit integer using the Round towards +Infinity rounding mode, and places the result in a second register. Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 1 1 1 0 1 D 1 1 1 1 1 1 0 Vd 1 0 != 00 op 1 M 0 Vm

RM size
```

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VCVTP{<q>}.<dt>.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VCVTP{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTP{<q>}.<dt>.F64 <Sd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

T1

 .5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	1	1	1	0		Vd		1	0	!=	00	ор	1	М	0		V	m	
														R	М						si	ze								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VCVTP{<q>}.<dt>.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VCVTP{<q>}.<dt>.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VCVTP{<q>}.<dt>.F64 <Sd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); unsigned = (op == '0');
d = UInt(Vd:D);
case size of
   when '01' esize = 16; m = UInt(Vm:M);
   when '10' esize = 32; m = UInt(Vm:M);
   when '11' esize = 64; m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the destination, encoded in "op":

op	<dt></dt>
0	U32
1	S32

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
  when 16
    S[d] = FPToFixed(S[m]<15:0>, 0, unsigned, FPSCR[], rounding);
  when 32
    S[d] = FPToFixed(S[m], 0, unsigned, FPSCR[], rounding);
  when 64
    S[d] = FPToFixed(D[m], 0, unsigned, FPSCR[], rounding);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VCVTR

Convert floating-point to integer converts a value in a register from floating-point to a 32-bit integer, using the rounding mode specified by the *FPSCR* and places the result in a second register.

VCVT (between floating-point and fixed-point, floating-point) describes conversions between floating-point and 16-bit integers.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9 8	3 7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	Δ	1	1	1	1	0	Χ		Vd		1	0	size	0	1	М	0		V	m	
cond										(opc.	2							or)						

```
Half-precision scalar (opc2 == 101 && size == 01)
(FEAT FP16Armv8.2)
 VCVTR{<c>}{<q>}.S32.F16 <Sd>, <Sm>
Single-precision scalar (opc2 == 100 \&\& size == 10)
 VCVTR{<c>}{<q>}.U32.F32 <Sd>, <Sm>
Single-precision scalar (opc2 == 101 && size == 10)
 VCVTR{<c>}{<q>}.S32.F32 <Sd>, <Sm>
Double-precision scalar (opc2 == 100 && size == 11)
 VCVTR{<c>}{<q>}.U32.F64 <Sd>, <Dm>
Double-precision scalar (opc2 == 101 && size == 11)
 VCVTR{<c>}{<q>}.S32.F64 <Sd>, <Dm>
 if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
 if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && cond != '1110' then UNPREDICTABLE;
 to_integer = (opc2<2> == '1');
 if to integer then
     unsigned = (opc2<0> == '0');
     rounding = if op == '1' then FPRounding ZERO else FPRoundingMode(FPSCR[]);
     d = UInt(Vd:D);
     case size of
         when '01' esize = 16; m = UInt(Vm:M);
         when '10' esize = 32; m = UInt(Vm:M);
         when '11' esize = 64; m = UInt(M:Vm);
 else
     unsigned = (op == '0');
     rounding = FPRoundingMode(FPSCR[]);
     m = UInt(Vm:M);
     case size of
         when '01' esize = 16; d = UInt(Vd:D);
         when '10' esize = 32; d = UInt(Vd:D);
         when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

Half-precision scalar (opc2 == 100 && size == 01)


VCVTR{<c>}{<q>}.U32.F16 <Sd>, <Sm>

(FEAT FP16Armv8.2)

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1



```
Half-precision scalar (opc2 == 100 \&\& size == 01)
(FEAT FP16Armv8.2)
 VCVTR{<c>}{<q>}.U32.F16 <Sd>, <Sm>
Half-precision scalar (opc2 == 101 \&\& size == 01)
(FEAT FP16Armv8.2)
 VCVTR{<c>}{<q>}.S32.F16 <Sd>, <Sm>
Single-precision scalar (opc2 == 100 \&\& size == 10)
 VCVTR{<c>}{<q>}.U32.F32 <Sd>, <Sm>
Single-precision scalar (opc2 == 101 && size == 10)
 VCVTR{<c>}{<q>}.S32.F32 <Sd>, <Sm>
Double-precision scalar (opc2 == 100 && size == 11)
 VCVTR{<c>}{<q>}.U32.F64 <Sd>, <Dm>
Double-precision scalar (opc2 == 101 && size == 11)
 VCVTR{<c>}{<q>}.S32.F64 <Sd>, <Dm>
 if opc2 != '000' && opc2 != '10x' then SEE "Related encodings";
 if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && <u>InITBlock()</u> then UNPREDICTABLE;
 to_integer = (opc2<2> == '1');
 if to integer then
     unsigned = (opc2<0> == '0');
     rounding = if op == '1' then <a href="FPRounding_ZER0">FPRoundingMode</a>(FPSCR[]);
     d = UInt(Vd:D);
     case size of
          when '01' esize = 16; m = UInt(Vm:M);
          when '10' esize = 32; m = UInt(Vm:M);
          when '11' esize = 64; m = UInt(M:Vm);
 else
     unsigned = (op == '0');
     rounding = FPRoundingMode(FPSCR[]);
     m = UInt(Vm:M);
     case size of
          when '01' esize = 16; d = UInt(Vd:D);
          when '10' esize = 32; d = UInt(Vd:D);
          when '11' esize = 64; d = UInt(D:Vd);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Related encodings: See *Floating-point data-processing* for the T32 instruction set, or *Floating-point data-processing* for the A32 instruction set.

Assembler Symbols

```
<c> See Standard assembler syntax fields.
```

<q> See Standard assembler syntax fields.

```
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
if ConditionPassed() then
   if to integer then
       case esize of
           when 16
              S[d] = FPToFixed(S[m]<15:0>, 0, unsigned, FPSCR[], rounding);
           when 32
              S[d] = \frac{FPToFixed}{S[m]}, 0, unsigned, FPSCR[], rounding);
           when 64
              S[d] = FPToFixed(D[m], 0, unsigned, FPSCR[], rounding);
   else
       case esize of
           when 16
              bits(16) fp16 = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
              S[d] = Zeros(16):fp16;
              S[d] = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
           when 64
              D[d] = FixedToFP(S[m], 0, unsigned, FPSCR[], rounding);
```

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VCVTT (BFloat16)

Converts the single-precision value in a single-precision register to BFloat16 format and writes the result in the top half of a single-precision register, preserving the bottom 16 bits of the register.

Unlike the BFloat16 multiplication instructions, this instruction honors all the control bits in the *FPSCR* that apply to single-precision arithmetic, including the rounding mode. This instruction can generate a floating-point exception which causes a cumulative exception bit in the *FPSCR* to be set, or a synchronous exception to be taken, depending on the enable bits in the *FPSCR*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32BF16Armv8.6)

A1

```
VCVTT{<c>}{<q>}.BF16.F32 <Sd>, <Sm>
if !HaveAArch32BF16Ext() then UNDEFINED;
integer d = UInt(Vd:D);
integer m = UInt(Vm:M);
```

T1 (FEAT AA32BF16Armv8.6)

																14 13				_							
1	1	1	0	1	1	1	0	1	D	1	1	0	0	1	1	Vd	1	0	0	1	1	1	М	0	V	m	

T1

```
VCVTT{<c>}{<q>}.BF16.F32 <Sd>, <Sm>

if !HaveAArch32BF16Ext() then UNDEFINED;
integer d = UInt(Vd:D);
integer m = UInt(Vm:M);
```

Assembler Symbols

```
<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations();
    CheckVFPEnabled(TRUE);

S[d]<31:16> = FPConvertBF(S[m], FPSCR[]);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

VDIV

Divide divides one floating-point value by another floating-point value and writes the result to a third floating-point register.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	D	0	0		٧	'n			٧	'd		1	0	si	ze	N	0	М	0		٧	m	
cond																												

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VDIV{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VDIV{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VDIV{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	0	1	1	1	0	1	D	0	0		٧	n			V	ď		1	0	siz	ze	N	0	М	0		Vı	n	

VDIV Page 155

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VDIV{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>

Single-precision scalar (size == 10)

VDIV{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>

Double-precision scalar (size == 11)

VDIV{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if size == '01' && InITBlock() then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
case size of
 when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
 when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<c>
             See Standard assembler syntax fields.
             See Standard assembler syntax fields.
Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sd>
<Sn>
             Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<Sm>
             Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<Dd>
             Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn>
             Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm>
             Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
     when 16
        S[d] = Zeros(16) : FPDiv(S[n]<15:0>, S[m]<15:0>, FPSCR[]);
    when 32
        S[d] = FPDiv(S[n], S[m], FPSCR[]);
    when 64
        D[d] = FPDiv(D[n], D[m], FPSCR[]);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VDIV Page 156

VDOT (vector)

BFloat16 floating-point (BF16) dot product (vector). This instruction delimits the source vectors into pairs of 16-bit BF16 elements. Within each pair, the elements in the first source vector are multiplied by the corresponding elements in the second source vector. The resulting single-precision products are then summed and added destructively to the single-precision element in the destination vector which aligns with the pair of BF16 values in the first source vector. The instruction does not update the *FPSCR* exception status.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32BF16Armv8.6)

31	30	29	28	27	26	25	24	23	22	21	20	19 1	8 17	16	15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0	0	D	0	0		Vn			Vd		1	1	0	1	N	Q	М	0		Vr	n	

64-bit SIMD vector (Q == 0)

```
VDOT{<q>}.BF16 <Dd>>, <Dn>>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VDOT{<q>}.BF16 <Qd>, <Qn>, <Qm>
if !HaveAarch32BF16Ext() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer regs = if Q == '1' then 2 else 1;
```

T1 (FEAT AA32BF16Armv8.6)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0	0	D	0	0		V	/n			V	⁄d		1	1	0	1	N	Q	М	0		V	m	

64-bit SIMD vector (Q == 0)

```
VDOT{<q>}.BF16 <Dd>>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VDOT{<q>}.BF16 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveAarch32BF16Ext() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vm<0> == '1') then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer regs = if Q == '1' then 2 else 1;
```

Assembler Symbols

```
<q> See Standard assembler syntax fields.
```

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

```
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
bits(64) operand1;
bits(64) operand2;
bits(64) result;
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = Din[n+r];
    operand2 = \underline{Din}[m+r];
    result = Din[d+r];
    for e = 0 to 1
        bits(16) elt1 a = \frac{Elem}{operand1}, 2 * e + 0, 16];
        bits(16) elt1_b = <u>Elem</u>[operand1, 2 * e + 1, 16];
        bits(16) elt2_a = Elem[operand2, 2 * e + 0, 16];
        bits(16) elt2_b = <u>Elem</u>[operand2, 2 * e + 1, 16];
        bits(32) sum = BFAdd(BFMul(elt1_a, elt2_a), BFMul(elt1_b, elt2_b));
        Elem[result, e, 32] = BFAdd(Elem[result, e, 32], sum);
    D[d+r] = result;
```

Internal version only: is a $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21; 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VDOT (by element)

BFloat16 floating-point indexed dot product (vector, by element). This instruction delimits the source vectors into pairs of 16-bit BF16 elements. Each pair of elements in the first source vector is multiplied by the indexed pair of elements in the second source vector. The resulting single-precision products are then summed and added destructively to the single-precision element in the destination vector which aligns with the pair of BFloat16 values in the first source vector. The instruction does not update the FPSCR exception status.

It has encodings from the following instruction sets: A32 ($\frac{A1}{A1}$) and T32 ($\frac{T1}{A1}$).

A1

(FEAT_AA32BF16Armv8.6)

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	L	1	1	1	1	1	1	0	0	D	0	0		V	'n			V	⁄d		1	1	0	1	N	Q	М	0		V	m	\Box

64-bit SIMD vector (Q == 0)

```
VDOT{<q>}.BF16 <Dd>, <Dn>, <Dm>[<index>]
```

128-bit SIMD vector (Q == 1)

```
VDOT{<q>}.BF16 <Qd>, <Qn>, <Dm>[<index>]

if !HaveAArch32BF16Ext() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm);
integer i = UInt(M);
integer regs = if Q == '1' then 2 else 1;
```

T1

(FEAT AA32BF16Armv8.6)

15 14	13 12 13	1 10	9	3	7 6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 1	1 1 1	. 1	1) [0 D	0	0		V	n			V	d		1	1	0	1	N	Q	М	0		Vı	m	

64-bit SIMD vector (Q == 0)

```
VDOT{<q>}.BF16 <Dd>>, <Dn>, <Dm>[<index>]
```

128-bit SIMD vector (Q == 1)

```
VDOT{<q>}.BF16 <Qd>, <Qn>, <Dm>[<index>]

if InITBlock() then UNPREDICTABLE;
if !HaveAarch32BF16Ext() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm);
integer i = UInt(M);
integer regs = if Q == '1' then 2 else 1;
```

Assembler Symbols

<g> See Standard assembler syntax fields.

```
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm" field.
<index> Is the element index in the range 0 to 1, encoded in the "M" field.
```

Operation

```
bits(64) operand1;
bits(64) operand2;
bits(64) result;

CheckAdvSIMDEnabled();

operand2 = Din[m];
for r = 0 to regs-1
    operand1 = Din[n+r];
    result = Din[d+r];
    for e = 0 to 1
        bits(16) elt1_a = Elem[operand1, 2 * e + 0, 16];
        bits(16) elt2_a = Elem[operand2, 2 * e + 1, 16];
        bits(16) elt2_a = Elem[operand2, 2 * i + 0, 16];
        bits(16) elt2_b = Elem[operand2, 2 * i + 1, 16];
        bits(32) sum = BFAdd(BFMul(elt1_a, elt2_a), BFMul(elt1_b, elt2_b));
        Elem[result, e, 32] = BFAdd(Elem[result, e, 32], sum);
D[d+r] = result;
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VFMA

Vector Fused Multiply Accumulate multiplies corresponding elements of two vectors, and accumulates the results into the elements of the destination vector. The instruction does not round the result of the multiply before the accumulation.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

_:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	1	0	0	D	0	SZ		٧	'n			٧	ď		1	1	0	0	Ζ	Q	М	1		٧	m	
											οn																					

64-bit SIMD vector (Q == 0)

```
VFMA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VFMA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
advsimd = TRUE; op1_neg = (op == '1');
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;
```

A2

31 30 29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	. 1	1	1	0	1	D	1	0		V	'n			V	ď		1	0	siz	ze	N	0	М	0		V	m	
cond																						go						

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VFMA{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
Single-precision scalar (size == 10)
```

VFMA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar (size == 11)

```
VFMA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>


if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
advsimd = FALSE; op1_neg = (op == '1');
case size of
    when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1



64-bit SIMD vector (Q == 0)

```
VFMA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VFMA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

if sz == '1' && InITBlock() then UNPREDICTABLE;

advsimd = TRUE; op1_neg = (op == '1');

case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

op

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VFMA{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VFMA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VFMA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
advsimd = FALSE; op1_neg = (op == '1');
case size of
    when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields.

- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
if ConditionPassed() then
   if advsimd then // Advanced SIMD instruction
        for r = 0 to regs-1
            for e = 0 to elements-1
                bits(esize) op1 = Elem[D[n+r],e,esize];
                if opl_neg then opl = FPNeg(opl);
                Elem[D[d+r],e,esize] = FPMulAdd(Elem[D[d+r],e,esize],
                                       op1, Elem[D[m+r],e,esize], StandardFPSCRValue());
   else // VFP instruction
        case esize of
            when 16
                op16 = if op1_neg then FPNeg(S[n]<15:0>) else S[n]<15:0>;
                S[d] = Zeros(\overline{1}6) : FPMulAdd(S[d]<15:0>, op16, S[m]<15:0>, FPSCR[]);
            when 32
                op32 = if op1_neg then \underline{FPNeg}(S[n]) else S[n];
                S[d] = \frac{FPMulAdd}{S[d]}, op32, S[m], FPSCR[]);
            when 64
                op64 = if op1_neg then \underline{FPNeg}(\underline{D}[n]) else \underline{D}[n];
                D[d] = FPMulAdd(D[d], op64, D[m], FPSCR[]);
```

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VFMAB, VFMAT (BFloat16, vector)

The Bfloat16 floating-point widening multiply-add long instruction widens the even-numbered (bottom) or odd-numbered (top) 16-bit elements in the first and second source vectors from Bfloat16 to single-precision format. The instruction then multiplies and adds these values to the overlapping single-precision elements of the destination vector.

Unlike other BFloat16 multiplication instructions, this performs a fused multiply-add, without intermediate rounding that uses the Round to Nearest rounding mode and can generate a floating-point exception that causes cumulative exception bits in the *FPSCR* to be set.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32BF16Armv8.6)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
ſ	1	1	1	1	1	1	0	0	0	D	1	1		V	'n			V	d		1	0	0	0	N	Q	M	1		Vı	m	

A1

```
VFMA<bt>{<q>}.BF16 <Qd>, <Qn>, <Qm>

if !HaveAarch32BF16Ext() then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer elements = 128 DIV 32;
integer sel = UInt(Q);
```

T1 (FEAT AA32BF16Armv8.6)

T1

```
VFMA<bt>{<q>}.BF16 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveAarch32BF16Ext() then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer elements = 128 DIV 32;
integer sel = UInt(Q);
```

Assembler Symbols

Is the bottom or top element specifier, encoded in "Q":

Q	<bt></bt>
0	В
1	T

<q> See Standard assembler syntax fields.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

Operation

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21;2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VFMAB, VFMAT (BFloat16, by scalar)

The BFloat16 floating-point widening multiply-add long instruction widens the even-numbered (bottom) or odd-numbered (top) 16-bit elements in the first source vector, and an indexed element in the second source vector from Bfloat16 to single-precision format. The instruction then multiplies and adds these values to the overlapping single-precision elements of the destination vector.

Unlike other BFloat16 multiplication instructions, this performs a fused multiply-add, without intermediate rounding that uses the Round to Nearest rounding mode and can generate a floating-point exception that causes cumulative exception bits in the *FPSCR* to be set.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32BF16Armv8.6)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
ſ	1	1	1	1	1	1	1	0	0	D	1	1		V	'n			V	ď		1	0	0	0	N	Q	M	1		Vı	m	

A1

```
VFMA<bt>{<q>}.BF16 <Qd>, <Qn>, <Dm>[<index>]

if !HaveAArch32BF16Ext() then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm<2:0>);
integer i = UInt(M:Vm<3>);
integer elements = 128 DIV 32;
integer sel = UInt(Q);
```

T1

(FEAT AA32BF16Armv8.6)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	D	1	1		V	'n			V	ď		1	0	0	0	Ν	Q	М	1		V	m	

T1

```
VFMA<bt>{<q>}.BF16 <Qd>, <Qn>, <Dm>[<index>]

if InITBlock() then UNPREDICTABLE;
if !HaveAarch32BF16Ext() then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm<2:0>);
integer i = UInt(M:Vm<3>);
integer elements = 128 DIV 32;
integer sel = UInt(Q);
```

Assembler Symbols

 Is the bottom or top element specifier, encoded in "Q":

Q	<bt></bt>
0	В
1	T

<q> See Standard assembler syntax fields.

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>" field.
<index> Is the element index in the range 0 to 3, encoded in the "M:Vm<3>" field.

Operation

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VFMAL (vector)

Vector Floating-point Multiply-Add Long to accumulator (vector). This instruction multiplies corresponding values in the vectors in the two source SIMD&FP registers, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID ISAR6.FHM indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FHMArmv8.2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0	0	D	1	0		V	'n			V	'd		1	0	0	0	N	Q	М	1		٧	m	
								7																							

64-bit SIMD vector (Q == 0)

```
VFMAL\{<q>\}.F16 < Dd>, < Sn>, < Sm>
```

128-bit SIMD vector (Q == 1)

```
VFMAL{<q>}.F16 <Qd>, <Dn>, <Dm>
if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);
integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);
integer m = if Q == '1' then UInt(M:Vm) else UInt(Vm:M);
integer esize = 32;
integer regs = if Q=='1' then 2 else 1;
integer datasize = if Q=='1' then 64 else 32;
boolean sub_op = S=='1';
```

T1

(FEAT_FHMArmv8.2)

_15	14	13	12	11	10	9	8	/	6	_5_	4	_ 3	2	1	U	15	14 1	3 I	2 11	10	9	8	/	6	5	4	3	2	1	0_
1	1	1	1	1	1	0	0	0	D	1	0		V	n			Vd		1	0	0	0	N	Q	М	1		٧ı	n	

```
VFMAL{<q>}.F16 <Dd>, <Sn>, <Sm>

128-bit SIMD vector (Q == 1)

VFMAL{<q>}.F16 <Qd>, <Dn>, <Dm>

if InITBlock() then UNPREDICTABLE;
if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);
integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);
integer m = if Q == '1' then UInt(M:Vm) else UInt(Vm:M);
integer esize = 32;
integer regs = if Q=='1' then 2 else 1;
integer datasize = if Q=='1' then 64 else 32;
boolean sub op = S=='1';
```

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
```

Operation

```
CheckAdvSIMDEnabled();
bits(datasize) operand1 ;
bits(datasize) operand2 ;
bits(64) operand3;
bits(64) result;
bits(esize DIV 2) element1;
bits(esize DIV 2) element2;
if Q=='0' then
    operand1 = S[n] < datasize-1:0>;
    operand2 = S[m] < datasize-1:0>;
else
    operand1 = D[n]<datasize-1:0>;
    operand2 = D[m]<datasize-1:0>;
for r = 0 to regs-1
    operand3 = D[d+r];
    for e = 0 to 1
        element1 = Elem[operand1, 2*r+e, esize DIV 2];
element2 = Elem[operand2, 2*r+e, esize DIV 2];
         if sub_op then element1 = FPNeg(element1);
         Elem[result, e, esize] = FPMulAddH(<u>Elem[operand3</u>, e, esize], element1, element2, <u>StandardFPSCRVa</u>
    D[d+r] = result;
```

 $\textbf{Copyright} \ @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

```
(old) htmldiff from- (new)
```

VFMAL (by scalar)

Vector Floating-point Multiply-Add Long to accumulator (by scalar). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID ISAR6.FHM indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FHMArmv8.2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	D	0	0		V	'n			V	'd		1	0	0	0	N	Q	М	1		٧	m	
											۷																				

64-bit SIMD vector (Q == 0)

```
VFMAL{<q>}.F16 <Dd>, <Sn>, <Sm>[<index>]
```

128-bit SIMD vector (Q == 1)

```
VFMAL{<q>}.F16 <Qd>, <Dn>, <Dm>[<index>]

if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;

if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);

integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);

integer m = if Q == '1' then UInt(Vm<2:0>) else UInt(Vm<2:0>:M);

integer index = if Q == '1' then UInt(M:Vm<3>) else UInt(Vm<3>);

integer esize = 32;

integer regs = if Q=='1' then 2 else 1;

integer datasize = if Q=='1' then 64 else 32;

boolean sub_op = S=='1';
```

T1

(FEAT_FHMArmv8.2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	D	0	0		٧	'n			٧	'd		1	0	0	0	Ζ	Q	М	1		V	m	

```
64-bit SIMD vector (Q == 0)

VFMAL{<q>}.F16 <Dd>, <Sn>, <Sm>[<index>]

128-bit SIMD vector (Q == 1)

VFMAL{<q>}.F16 <Qd>, <Dn>, <Dm>[<index>]

if InITBlock() then UNPREDICTABLE;
if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);
integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);
integer m = if Q == '1' then UInt(Vm<2:0>) else UInt(Vm<2:0>:M);

integer index = if Q == '1' then UInt(M:Vm<3>) else UInt(Vm<3>);
integer esize = 32;
integer esize = 32;
integer datasize = if Q=='1' then 2 else 1;
integer datasize = if Q=='1'; then 64 else 32;
boolean sub_op = S=='1';
```

Assembler Symbols

	See Standard assembler syntax fields.
<qd></qd>	Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as $<$ Qd>*2.
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<dm></dm>	Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>" field.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>:M" field.
<index></index>	For the 64-bit SIMD vector variant: is the element index in the range 0 to 1, encoded in the " $Vm<3>$ " field.
	For the 128-bit SIMD vector variant: is the element index in the range 0 to 3, encoded in the $"M:Vm<3>"$ field.

Operation

```
CheckAdvSIMDEnabled();
bits(datasize) operand1 ;
bits(datasize) operand2 ;
bits(64) operand3;
bits(64) result;
bits(esize DIV 2) element1;
bits(esize DIV 2) element2;
if Q=='0' then
    operand1 = S[n]<datasize-1:0>;
    operand2 = S[m] < datasize-1:0>;
else
    operand1 = D[n]<datasize-1:0>;
    operand2 = D[m]<datasize-1:0>;
element2 = Elem[operand2, index, esize DIV 2];
for r = 0 to regs-1
    operand3 = D[d+r];
    for e = 0 to 1
        element1 = Elem[operand1, 2*r+e, esize DIV 2];
        if sub_op then element1 = FPNeg(element1);
        Elem[result, e, esize] = FPMulAddH(<u>Elem[operand3</u>, e, esize], element1, element2, <u>StandardFPSCRVa</u>
    D[d+r] = result;
```

 $Copyright @ 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

(old) htmldiff from- (new)

VFMS

Vector Fused Multiply Subtract negates the elements of one vector and multiplies them with the corresponding elements of another vector, adds the products to the corresponding elements of the destination vector, and places the results in the destination vector. The instruction does not round the result of the multiply before the addition. Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

												 		 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0	0	D	1	SZ	٧	'n		٧	'd		1	1	0	0	Ν	Q	М	1		٧	m	
										go																			

64-bit SIMD vector (Q == 0)

```
VFMS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VFMS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
advsimd = TRUE; op1_neg = (op == '1');
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;
```

A2

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	Δ	1	0		٧	'n			٧	'd		1	0	siz	ě	N	1	М	0		V	m	
cond																						go						

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VFMS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>

Single-precision scalar (size == 10)
```

VFMS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar (size == 11)

```
VFMS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>


if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
advsimd = FALSE; op1_neg = (op == '1');
case size of
    when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1



64-bit SIMD vector (Q == 0)

```
VFMS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VFMS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
if sz == '1' && InITBlock() then UNPREDICTABLE;
advsimd = TRUE; op1_neg = (op == '1');
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

Half-precision scalar (size == 01)

(FEAT_FP16Armv8.2)

```
VFMS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VFMS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VFMS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
advsimd = FALSE; op1_neg = (op == '1');
case size of
    when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
    when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<Sd>

<Sn>

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
if ConditionPassed() then
    if advsimd then // Advanced SIMD instruction
        for r = 0 to regs-1
            for e = 0 to elements-1
                 bits(esize) op1 = Elem[D[n+r],e,esize];
                 if opl_neg then opl = FPNeg(opl);
                 Elem[D[d+r],e,esize] = FPMulAdd(Elem[D[d+r],e,esize],
                                          op1, Elem[D[m+r],e,esize], StandardFPSCRValue());
    else // VFP instruction
        case esize of
            when 16
                 op16 = if op1_neg then FPNeg(S[n]<15:0>) else S[n]<15:0>;
                 \underline{S}[d] = \underline{Zeros}(\overline{1}6) : \underline{FPMulAdd}(\underline{S}[d]<15:0>, op16, \underline{S}[m]<15:0>, FPSCR[]);
            when 32
                 op32 = if op1_neg then \underline{FPNeg}(S[n]) else S[n];
                 S[d] = \frac{FPMulAdd}{S[d]}, op32, S[m], FPSCR[]);
            when 64
                 op64 = if op1_neg then \underline{FPNeg}(\underline{D}[n]) else \underline{D}[n];
                 D[d] = FPMulAdd(D[d], op64, D[m], FPSCR[]);
```

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VFMSL (vector)

Vector Floating-point Multiply-Subtract Long from accumulator (vector). This instruction negates the values in the vector of one SIMD&FP register, multiplies these with the corresponding values in another vector, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID ISAR6.FHM indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FHMArmv8.2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	1	1	0	0	1	D	1	0		٧	'n			V	'd		1	0	0	0	N	Q	М	1		٧	m	
								7																							

64-bit SIMD vector (Q == 0)

```
VFMSL{q>}.F16 < Dd>, < Sn>, < Sm>
```

 $VFMSL{<q>}.F16 < Qd>, < Dn>, < Dm>$

128-bit SIMD vector (Q == 1)

```
if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);
integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);
integer m = if Q == '1' then UInt(M:Vm) else UInt(Vm:M);
integer esize = 32;
integer regs = if Q=='1' then 2 else 1;
integer datasize = if Q=='1' then 64 else 32;
boolean sub op = S=='1';
```

T1

(FEAT_FHMArmv8.2)

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	_3_	2	1	0_
1	1	1	1	1	1	0	0	1	D	1	0		V	'n			V	d		1	0	0	0	N	Q	М	1		Vı	m	

```
VFMSL{<q>}.F16 <Dd>, <Sn>, <Sm>

128-bit SIMD vector (Q == 1)

VFMSL{<q>}.F16 <Qd>, <Dn>, <Dm>

if InITBlock() then UNPREDICTABLE;
if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);
integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);
integer m = if Q == '1' then UInt(M:Vm) else UInt(Vm:M);
integer esize = 32;
integer regs = if Q=='1' then 2 else 1;
integer datasize = if Q=='1' then 64 else 32;
boolean sub op = S=='1';
```

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
```

Operation

```
CheckAdvSIMDEnabled();
bits(datasize) operand1 ;
bits(datasize) operand2 ;
bits(64) operand3;
bits(64) result;
bits(esize DIV 2) element1;
bits(esize DIV 2) element2;
if Q=='0' then
    operand1 = S[n] < datasize-1:0>;
    operand2 = S[m] < datasize-1:0>;
else
    operand1 = D[n]<datasize-1:0>;
    operand2 = D[m]<datasize-1:0>;
for r = 0 to regs-1
    operand3 = D[d+r];
    for e = 0 to 1
        element1 = Elem[operand1, 2*r+e, esize DIV 2];
element2 = Elem[operand2, 2*r+e, esize DIV 2];
         if sub_op then element1 = FPNeg(element1);
         Elem[result, e, esize] = FPMulAddH(<u>Elem[operand3</u>, e, esize], element1, element2, <u>StandardFPSCRVa</u>
    D[d+r] = result;
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21:2035

 $\textbf{Copyright} \ @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

```
(old) htmldiff from- (new)
```

VFMSL (by scalar)

Vector Floating-point Multiply-Subtract Long from accumulator (by scalar). This instruction multiplies the negated vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID ISAR6.FHM indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FHMArmv8.2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	D	0	1		٧	'n			٧	'd		1	0	0	0	N	Q	М	1		Vı	n	
											7																				

64-bit SIMD vector (Q == 0)

```
VFMSL{<q>}.F16 <Dd>, <Sn>, <Sm>[<index>]
```

128-bit SIMD vector (Q == 1)

```
VFMSL{<q>}.F16 <Qd>, <Dn>, <Dm>[<index>]

if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;

if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);

integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);

integer m = if Q == '1' then UInt(Vm<2:0>) else UInt(Vm<2:0>:M);

integer index = if Q == '1' then UInt(M:Vm<3>) else UInt(Vm<3>);

integer esize = 32;

integer regs = if Q=='1' then 2 else 1;

integer datasize = if Q=='1' then 64 else 32;

boolean sub_op = S=='1';
```

T1

(FEAT_FHMArmv8.2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	D	0	1		٧	'n			٧	'd		1	0	0	0	N	Q	М	1		V	m	

```
64-bit SIMD vector (Q == 0)

VFMSL{<q>}.F16 <Dd>, <Sn>, <Sm>[<index>]

128-bit SIMD vector (Q == 1)

VFMSL{<q>}.F16 <Qd>, <Dn>, <Dm>[<index>]

if InITBlock() then UNPREDICTABLE;
if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
if Q == '1' && Vd<0> == '1' then UNDEFINED;

integer d = UInt(D:Vd);
integer n = if Q == '1' then UInt(N:Vn) else UInt(Vn:N);
integer m = if Q == '1' then UInt(Vm<2:0>) else UInt(Vm<2:0>:M);

integer index = if Q == '1' then UInt(M:Vm<3>) else UInt(Vm<3>);
integer esize = 32;
integer esize = 32;
integer datasize = if Q=='1' then 2 else 1;
integer datasize = if Q=='1'; then 64 else 32;
boolean sub_op = S=='1';
```

Assembler Symbols

	See Standard assembler syntax fields.
<qd></qd>	Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as $<$ Qd>*2.
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<dm></dm>	Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>" field.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm<2:0>:M" field.
<index></index>	For the 64-bit SIMD vector variant: is the element index in the range 0 to 1, encoded in the " $Vm<3>$ " field.
	For the 128-bit SIMD vector variant: is the element index in the range 0 to 3, encoded in the $"M:Vm<3>"$ field.

Operation

```
CheckAdvSIMDEnabled();
bits(datasize) operand1 ;
bits(datasize) operand2 ;
bits(64) operand3;
bits(64) result;
bits(esize DIV 2) element1;
bits(esize DIV 2) element2;
if Q=='0' then
    operand1 = S[n]<datasize-1:0>;
    operand2 = S[m] < datasize-1:0>;
else
    operand1 = D[n]<datasize-1:0>;
    operand2 = D[m]<datasize-1:0>;
element2 = Elem[operand2, index, esize DIV 2];
for r = 0 to regs-1
    operand3 = D[d+r];
    for e = 0 to 1
        element1 = Elem[operand1, 2*r+e, esize DIV 2];
        if sub_op then element1 = FPNeg(element1);
        Elem[result, e, esize] = FPMulAddH(<u>Elem[operand3</u>, e, esize], element1, element2, <u>StandardFPSCRVa</u>
    D[d+r] = result;
```

 $Copyright @\ 2010-2020\ Arm\ Limited\ or\ its\ affiliates.\ All\ rights\ reserved.\ This\ document\ is\ Non-Confidential.$

(old) htmldiff from- (new)

VFNMA

Vector Fused Negate Multiply Accumulate negates one floating-point register value and multiplies it by another floating-point register value, adds the negation of the floating-point value in the destination register to the product, and writes the result back to the destination register. The instruction does not round the result of the multiply before the addition.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{\text{A1}}$) and T32 ($\underline{\text{T1}}$) .

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	D	0	1		V	'n			٧	'd		1	0	siz	ze	N	1	М	0		٧	m	
cond																						ор						

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VFNMA{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VFNMA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VFNMA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
opl_neg = (op == '1');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1	1	0	1	1	1	0	1	D	0	1		V	'n			V	ď		1	0	siz	ze	Ν	1	М	0		٧	m	

op

VFNMA Page 183

```
VFNMA{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>

Single-precision scalar (size == 10)

VFNMA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar (size == 11)

VFNMA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
opl_neg = (op == '1');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M); when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

The instruction is UNDEFINED.

Half-precision scalar (size == 01)

(FEAT FP16Armv8.2)

- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<c>
             See Standard assembler syntax fields.
See Standard assembler syntax fields.
<Sd>
             Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sn>
             Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<Sm>
             Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<Dd>
             Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn>
             Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm>
             Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
    when 16
        op16 = if op1_neg then FPNeg(S[n]<15:0>) else S[n]<15:0>;
        S[d] = Zeros(16) : FPMulAdd(FPNeg(S[d]<15:0>), op16, S[m]<15:0>, FPSCR[]);
    when 32
        op32 = if op1_neg then FPNeg(S[n]) else S[n];
        S[d] = FPMulAdd(FPNeg(S[d]), op32, S[m], FPSCR[]);
    when 64
        op64 = if op1_neg then FPNeg(D[n]) else D[n];
        D[d] = FPMulAdd(FPNeg(D[d]), op64, D[m], FPSCR[]);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VFNMA Page 184

VFNMA Page 185

VFNMS

Vector Fused Negate Multiply Subtract multiplies together two floating-point register values, adds the negation of the floating-point value in the destination register to the product, and writes the result back to the destination register. The instruction does not round the result of the multiply before the addition.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	D	0	1		٧	'n			٧	'd		1	0	siz	ze	Ν	0	М	0		٧	m	
cond																						go						

```
Half-precision scalar (size == 01) (FEAT FP16Armv8.2)
```

```
VFNMS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VFNMS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VFNMS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
opl_neg = (op == '1');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15 14 13	12 11 10	9 8	3 7	6	5	4	3 2	1	0	15	14 13	12	11	10	9 8	7	6	5	4	3	2	1	0_
1 1 1	0 1 1	1 () 1	D	0	1	Vn			Vd		1	0	size	N	0	М	0		Vr	n		

op

VFNMS Page 186

```
VFNMS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>

Single-precision scalar (size == 10)

VFNMS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>

Double-precision scalar (size == 11)

VFNMS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
opl_neg = (op == '1');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M); when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);

The instruction is UNDEFINED.

Half-precision scalar (size == 01)

(FEAT FP16Armv8.2)

- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<c>
             See Standard assembler syntax fields.
See Standard assembler syntax fields.
<Sd>
             Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sn>
             Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<Sm>
             Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<Dd>
             Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn>
             Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm>
             Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
    when 16
        op16 = if op1_neg then FPNeg(S[n]<15:0>) else S[n]<15:0>;
        S[d] = Zeros(16) : FPMulAdd(FPNeg(S[d]<15:0>), op16, S[m]<15:0>, FPSCR[]);
    when 32
        op32 = if op1_neg then FPNeg(S[n]) else S[n];
        S[d] = FPMulAdd(FPNeg(S[d]), op32, S[m], FPSCR[]);
    when 64
        op64 = if op1_neg then FPNeg(D[n]) else D[n];
        D[d] = FPMulAdd(FPNeg(D[d]), op64, D[m], FPSCR[]);
```

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VFNMS Page 187

VFNMS Page 188

VINS

Vector move Insertion. This instruction copies the lower 16 bits of the 32-bit source SIMD&FP register into the upper 16 bits of the 32-bit destination SIMD&FP register, while preserving the values in the remaining bits.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FP16Armv8.2)

3:	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	_	1	1	1	1	1	1	0	1	D	1	1	0	0	0	0		Vd		1	0	1	0	1	1	М	0		۷ı	n	

A1

```
VINS{<q>}.F16 <Sd>, <Sm>
if !HaveFP16Ext() then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
d = UInt(Vd:D); m = UInt(Vm:M);
```

T1

(FEAT_FP16Armv8.2)

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	О	1	1	0	0	0	0		Vo	b		1	0	1	0	1	1	М	0		۷ı	m	

T1

```
VINS{<q>}.F16 <Sd>, <Sm>

if InITBlock() then UNPREDICTABLE;
if !HaveFP16Ext() then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
d = UInt(Vd:D); m = UInt(Vm:M);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    S[d] = S[m]<15:0> : S[d]<15:0>;
```

VINS Page 189

 $Copyright @ 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

(old) htmldiff from- (new)

VINS Page 190

VJCVT

Javascript Convert to signed fixed-point, rounding toward Zero. This instruction converts the double-precision floating-point value in the SIMD&FP source register to a 32-bit signed integer using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register. If the result is too large to be accommodated as a signed 32-bit integer, then the result is the integer modulo 2^{32} , as held in a 32-bit signed integer.

This instruction can generate a floating-point exception. Depending on the settings in *FPSCR*, the exception results in either a flag being set or a synchronous exception being generated. For more information, see *Floating-point* exceptions and exception traps.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

(FEAT JSCVTArmv8.3)

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	D	1	1	1	0	0	1		V	ď		1	0	1	1	1	1	М	0		V	n	
cond																												

A1

```
VJCVT{<q>}.S32.F64 <Sd>, <Dm>
if !HaveFJCVTZSExt() then UNDEFINED;
if cond != '1110' then UNPREDICTABLE;
d = UInt(Vd:D); m = UInt(M:Vm);
```

T1

(FEAT_JSCVTArmv8.3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	D	1	1	1	0	0	1	Vd		1	0	1	1	1	1	М	0		Vr	n	

T1

```
VJCVT{<q>}.S32.F64 <Sd>, <Dm>

if !HaveFJCVTZSExt() then UNDEFINED;
if InITBlock() then UNPREDICTABLE;
d = UInt(Vd:D); m = UInt(M:Vm);
```

Assembler Symbols

```
<q> See Standard assembler syntax fields.
```

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

VJCVT Page 191

Operation

```
EncodingSpecificOperations();
CheckVFPEnabled(TRUE);
bits(64) fltval = D[m];
bits(32) intval;
bit    Z;
(intval, Z) = FPToFixedJS(fltval, FPSCR[], FALSE);
FPSCR<31:28> = '0':Z:'00';
S[d] = intval;
```

 $\begin{array}{c} \text{Internal version only: isa } \ v01_24 \\ \hline v01_24 \\ \hline v01_19 \end{array}, \ \text{pseudocode } \ v2020-12 \\ \hline v2020-09_xml \end{array}, \ \text{sve } \ v2020-12-3-g87778 \\ \hline bb \\ \hline v2020-09_re3 \end{array}; \ \text{Build timestamp: } \\ \hline 2020-12-17T15 \\ \hline 2020-09-30T21 \\ \hline : 2035 \\ \hline \end{array}$

 $Copyright @ 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

(old) htmldiff from- (new)

VJCVT Page 192

VLDR (immediate)

Load SIMD&FP register (immediate) loads a single register from the Advanced SIMD and floating-point register file, using an address from a general-purpose register, with an optional offset.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VLDR{<c>}{<q>}.16 <Sd>, [<Rn> {, #{+/-}<imm>}]
```

Single-precision scalar (size == 10)

```
VLDR{<c>}{<q>}{.32} <Sd>, [<Rn> {, #{+/-}<imm>}]
```

Double-precision scalar (size == 11)

```
VLDR{<c>}{<q>}{.64} <Dd>, [<Rn> {, #{+/-}<imm>}]

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;

if size == '01' && cond != '1110' then UNPREDICTABLE;

esize = 8 << UInt(size); add = (U == '1');

imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);

case size of
   when '01' d = UInt(Vd:D);
   when '10' d = UInt(Vd:D);
   when '11' d = UInt(D:Vd);

n = UInt(Rn);</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	1	U	D	0	1		!=]	111	1		٧	′d		1	0	siz	ze				im	m8			

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VLDR{<c>}{<q>}.16 <Sd>, [<Rn> {, #{+/-}<imm>}]

Single-precision scalar (size == 10)

VLDR{<c>}{<q>}{.32} <Sd>, [<Rn> {, #{+/-}<imm>}]

Double-precision scalar (size == 11)

VLDR{<c>}{<q>}{.64} <Dd>, [<Rn> {, #{+/-}<imm>}]

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
esize = 8 << UInt(size); add = (U == '1');
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);
case size of
   when '01' d = UInt(Vd:D);
   when '10' d = UInt(Vd:D);
</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

The instruction is UNDEFINED.

when '11' d = UInt(D:Vd);

- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<imm>

n = UInt(Rn);

<c> See Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

.32 Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Rn> Is the general-purpose base register, encoded in the "Rn" field.

+/- Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in "U":

U	+/-
0	-
1	+

For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as <imm>/4.

For the half-precision scalar variant: is the optional unsigned immediate byte offset, a multiple of 2, in the range 0 to 510, defaulting to 0, and encoded in the "imm8" field as <imm>/2.

Operation

 $\text{Internal version only: is a } \textcolor{red}{\text{v01_24}} \textcolor{red}{\text{v01_19}} \text{, pseudocode } \textcolor{red}{\text{v2020-12}} \textcolor{red}{\text{v2020-09_xml}} \text{, sve } \textcolor{red}{\text{v2020-12-3-g87778bb}} \textcolor{red}{\text{v2020-09_re3}} \text{; Build timestamp: } \textcolor{red}{\text{2020-12-17T152020-09-30T21}} \text{; 2035}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VLDR (literal)

Load SIMD&FP register (literal) loads a single register from the Advanced SIMD and floating-point register file, using an address from the PC value and an immediate offset.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VLDR{<c>}{<q>}.16 <Sd>, <label>
VLDR{<c>}{<q>}.16 <Sd>, [PC, #{+/-}<imm>]
```

Single-precision scalar (size == 10)

```
VLDR{<c>}{<q>}{.32} <Sd>, <label>
VLDR{<c>}{<q>}{.32} <Sd>, [PC, #{+/-}<imm>]
```

Double-precision scalar (size == 11)

```
VLDR{<c>}{<q>}{.64} <Dd>, <label>

VLDR{<c>}{<q>}{.64} <Dd>, [PC, #{+/-}<imm>]

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
esize = 8 << UInt(size); add = (U == '1');
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);
case size of
   when '01' d = UInt(Vd:D);
   when '10' d = UInt(Vd:D);
   when '11' d = UInt(D:Vd);
n = UInt(Rn);</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	1	U	D	0	1	1	1	1	1		Vo	d		1	0	siz	ze				imı	n8			

Half-precision scalar (size == 01) (FEAT_FP16Armv8.2) VLDR{<c>}{<q>}.16 <Sd>, <label> $VLDR{<c>}{<q>}.16 <Sd>, [PC, #{+/-}<imm>]$ Single-precision scalar (size == 10) VLDR{<c>}{<q>}{.32} <Sd>, <label> $VLDR{<c>}{<q>}{.32} <Sd>, [PC, #{+/-}<imm>]$ **Double-precision scalar (size == 11)** VLDR{<c>}{<q>}{.64} <Dd>, <label> $VLDR{<c>}{<q>}{.64} <Dd>, [PC, #{+/-}<imm>]$ if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED; if size == '01' && InITBlock() then UNPREDICTABLE; esize = 8 << <u>UInt</u>(size); add = (U == '1'); imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32); case size of when '01' d = UInt(Vd:D);

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

The instruction is UNDEFINED.

when '10' d = UInt(Vd:D); when '11' d = UInt(D:Vd);

The instruction executes as if it passes the Condition code check.

See Standard assembler syntax fields.

The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c>

n = UInt(Rn);

	See Standard assembler syntax fields.
.64	Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
.32	Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<label></label>	The label of the literal data item to be loaded. For the single-precision scalar or double-precision scalar variants: the assembler calculates the required value of the offset from the Align(PC, 4) value of the instruction to this label. Permitted values

are multiples of 4 in the range -1020 to 1020. For the half-precision scalar variant: the assembler calculates the required value of the offset from the

Align(PC, 4) value of the instruction to this label. Permitted values are multiples of 2 in the range -510 to 510.

If the offset is zero or positive, imm32 is equal to the offset and add == TRUE. If the offset is negative, imm32 is equal to minus the offset and add == FALSE.

+/-Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in "U":

U	+/-
0	-
1	+

<imm>

For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as <imm>/4.

For the half-precision scalar variant: is the optional unsigned immediate byte offset, a multiple of 2, in the range 0 to 510, defaulting to 0, and encoded in the "imm8" field as <imm>/2.

The alternative syntax permits the addition or subtraction of the offset and the immediate offset to be specified separately, including permitting a subtraction of 0 that cannot be specified using the normal syntax. For more information, see *Use of labels in UAL instruction syntax*.

Operation

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VMAXNM

This instruction determines the floating-point maximum number.

It handles NaNs in consistence with the IEEE754-2008 specification. It returns the numerical operand when one operand is numerical and the other is a quiet NaN, but otherwise the result is identical to floating-point VMAX. This instruction is not conditional.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 0 0 1 1 0 D 0 sz Vn Vd 1 1 1 1 N Q M 1 Vm

op
```

64-bit SIMD vector (Q == 0)

```
VMAXNM{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMAXNM{<q>}.<dt> <Qd>, <Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

maximum = (op == '0');
advsimd = TRUE;
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

A2

31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	7 16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	0	0		Vn			Vd		1	0	!=	00	N	0	М	0		Vr	n	
																				siz	ze.		an						

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VMAXNM{<q>}.F16 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
```

Single-precision scalar (size == 10)

```
VMAXNM{<q>}.F32 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
```

Double-precision scalar (size == 11)

```
VMAXNM{<q>}.F64 <Dd>, <Dn>, <Dm> // (Cannot be conditional)

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;

advsimd = FALSE;

maximum = (op == '0');

case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

VMAXNM Page 199

```
5 4 3 2 1 0 15 14 13 12 11 10 9
15 14 13 12 11 10 9
                                                                      8
                                                                         7
                                                                            6
                                                                               5
                                                                                        2
      1 | 1
            1
               1
                  1
                     1
                        0
                           D
                              0 sz
                                        Vn
                                                    Vd
                                                             1
                                                                1
                                                                   1
                                                                      1
                                                                        Ν
                                                                            Q \mid M \mid
                                                                                        Vm
                              go
```

64-bit SIMD vector (Q == 0)

```
VMAXNM{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMAXNM{<q>}.<dt> <Qd>, <Qn>, <Qm>


if InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
maximum = (op == '0');
advsimd = TRUE;
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2



Half-precision scalar (size == 01)

(FEAT_FP16Armv8.2)

```
VMAXNM{<q>}.F16 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
```

Single-precision scalar (size == 10)

```
VMAXNM{<q>}.F32 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
```

Double-precision scalar (size == 11)

```
VMAXNM{<q>}.F64 <Dd>, <Dn>, <Dm> // (Not permitted in IT block)

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
advsimd = FALSE;
maximum = (op == '0');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

VMAXNM Page 200

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<a>	See Standard	assembler s	vntax fields.

<dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <On> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <On>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
if advsimd then
                                // Advanced SIMD instruction
    for r = 0 to regs-1
         for e = 0 to elements-1
             op1 = \underline{Elem}[D[n+r], e, esize]; op2 = \underline{Elem}[D[m+r], e, esize];
             if maximum then
                  <u>Elem[D[d+r]</u>, e, esize] = \underline{FPMaxNum}(op1, op2, \underline{StandardFPSCRValue}());
             else
                  Elem[D[d+r], e, esize] = FPMinNum(op1, op2, StandardFPSCRValue());
                                // VFP instruction
else
    case esize of
         when 16
             if maximum then
                  S[d] = Zeros(16) : FPMaxNum(S[n]<15:0>, S[m]<15:0>, FPSCR[]);
                  S[d] = Zeros(16) : FPMinNum(S[n]<15:0>, S[m]<15:0>, FPSCR[]);
         when 32
             if maximum then
                  S[d] = FPMaxNum(S[n], S[m], FPSCR[]);
             else
                  S[d] = FPMinNum(S[n], S[m], FPSCR[]);
         when 64
             if maximum then
                  \underline{D}[d] = \underline{FPMaxNum}(\underline{D}[n], \underline{D}[m], FPSCR[]);
                  D[d] = FPMinNum(D[n], D[m], FPSCR[]);
```

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VMAXNM Page 202

VMINNM

This instruction determines the floating point minimum number.

It handles NaNs in consistence with the IEEE754-2008 specification. It returns the numerical operand when one operand is numerical and the other is a quiet NaN, but otherwise the result is identical to floating-point VMIN. This instruction is not conditional.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	1	SZ		٧	'n			٧	'd		1	1	1	1	Ν	Q	М	1		٧	m	
										Λn																					

64-bit SIMD vector (Q == 0)

```
VMINNM{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMINNM{<q>}. <dt> <Qd>, <Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

maximum = (op == '0');
advsimd = TRUE;
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

A2

31	30	29	28	27	26	25	24	23	22	21	20	19	18 17	16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	0	0		Vn			Vd		1	0	!=	00	N	1	М	0		Vr	n	
																				siz	ze.		οn						

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VMINNM{<q>}.F16 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
```

Single-precision scalar (size == 10)

```
VMINNM{<q>}.F32 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
```

Double-precision scalar (size == 11)

```
VMINNM{<q>}.F64 <Dd>, <Dn>, <Dm> // (Cannot be conditional)

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
advsimd = FALSE;
maximum = (op == '0');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

VMINNM Page 203

```
5 4 3 2 1 0 15 14 13 12 11 10 9
15 14 13 12 11 10 9
                         7
                                                                          8
                                                                             7
                                                                                6
                                                                                   5
                                                                                             2
      1 \mid 1 \mid
            1
                1
                   1
                      1
                         0
                            D
                               1 sz
                                           Vn
                                                       Vd
                                                                1
                                                                   1
                                                                          1
                                                                             Ν
                                                                                Q \mid M \mid
                                                                                             Vm
                                go
```

64-bit SIMD vector (Q == 0)

```
VMINNM{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMINNM{<q>}.<dt> <Qd>, <Qn>, <Qm>


if InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
maximum = (op == '0');
advsimd = TRUE;
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If InitBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2



Half-precision scalar (size == 01)

(FEAT_FP16Armv8.2)

```
VMINNM{<q>}.F16 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
```

Single-precision scalar (size == 10)

```
VMINNM{<q>}.F32 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
```

Double-precision scalar (size == 11)

```
VMINNM{<q>}.F64 <Dd>, <Dn>, <Dm> // (Not permitted in IT block)

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
advsimd = FALSE;
maximum = (op == '0');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

VMINNM Page 204

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

<dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
if advsimd then
                                // Advanced SIMD instruction
    for r = 0 to regs-1
         for e = 0 to elements-1
             op1 = \underline{Elem}[D[n+r], e, esize]; op2 = \underline{Elem}[D[m+r], e, esize];
             if maximum then
                  <u>Elem[D[d+r]</u>, e, esize] = \underline{FPMaxNum}(op1, op2, \underline{StandardFPSCRValue}());
             else
                  Elem[D[d+r], e, esize] = FPMinNum(op1, op2, StandardFPSCRValue());
                                // VFP instruction
else
    case esize of
         when 16
             if maximum then
                  S[d] = Zeros(16) : FPMaxNum(S[n]<15:0>, S[m]<15:0>, FPSCR[]);
                  S[d] = Zeros(16) : FPMinNum(S[n]<15:0>, S[m]<15:0>, FPSCR[]);
         when 32
             if maximum then
                  S[d] = FPMaxNum(S[n], S[m], FPSCR[]);
             else
                  S[d] = FPMinNum(S[n], S[m], FPSCR[]);
         when 64
             if maximum then
                  \underline{D}[d] = \underline{FPMaxNum}(\underline{D}[n], \underline{D}[m], FPSCR[]);
                  D[d] = FPMinNum(D[n], D[m], FPSCR[]);
```

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VMINNM Page 206

VMLA (floating-point)

Vector Multiply Accumulate multiplies corresponding elements in two vectors, and accumulates the results into the elements of the destination vector.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
                                                                           5
                                                                   8
                                                                         6
                    0
                       0
                             0
                                       Vn
                                                  Vd
                                                          1
                                                                      Ν
                                                                           Μ
              0
                 1
                          D
                               SZ
                                                                         Q
                             qo
```

64-bit SIMD vector (Q == 0)

```
VMLA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMLA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
advsimd = TRUE; add = (op == '0');
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

A2

31 30 29 28	27	26	25	24	23	22	21	20	19	18 17	16	15	14 13	12	11	10	9 8	7	6	5	4	_3_	2	1	0_
!= 1111	1	1	1	0	0	D	0	0		Vn			Vd		1	0	size	N	0	М	0		٧ı	n	
cond																			ор						

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VMLA{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VMLA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VMLA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE; add = (op == '0');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	1	0	D	0	SZ		V	n			V	d		1	1	0	1	Z	Q	М	1		٧	m	
										go																					

64-bit SIMD vector (Q == 0)

```
VMLA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMLA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

if sz == '1' && InITBlock() then UNPREDICTABLE;

advsimd = TRUE; add = (op == '0');

case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

15 14 13	12 11 10	9 8	7	6	5	4	3 2 1 0	15 14 13 12	11 10	9 8	7	6	5	4	3	2 1	0_
1 1 1	0 1 1	1 0	0	D	0	0	Vn	Vd	1 0	size	N	0	М	0		Vm	

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VMLA{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VMLA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VMLA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE; add = (op == '0');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

- <c> For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.
 - For encoding A2, T1 and T2: see Standard assembler syntax fields.
- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
if ConditionPassed() then
    if advsimd then // Advanced SIMD instruction
         for r = 0 to regs-1
             for e = 0 to elements-1
                  product = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], StandardFPSCRValue());
                  addend = if add then product else FPNeg(product);
                  Elem[D[d+r],e,esize] = FPAdd(Elem[D[d+r],e,esize], addend, StandardFPSCRValue());
    else
                        // VFP instruction
         case esize of
             when 16
                  addend16 = if add then FPMul(S[n]<15:0>, S[m]<15:0>, FPSCR[]) else FPNeg(FPMul(S[n]<15:0>, FPSCR[])
                  S[d] = Zeros(16) : FPAdd(S[d]<15:0>, addend16, FPSCR[]);
             when 32
                  addend32 = if add then \underline{FPMul}(\underline{S[n]}, \underline{S[m]}, FPSCR[]) else \underline{FPNeg}(\underline{FPMul}(\underline{S[n]}, \underline{S[m]}, FPSCR[]))
                  S[d] = \frac{FPAdd}{S[d]}, addend32, FPSCR[]);
             when 64
                  addend64 = if add then \underline{FPMul}(\underline{D}[n], \underline{D}[m], FPSCR[]) else \underline{FPNeg}(\underline{FPMul}(\underline{D}[n], \underline{D}[m], FPSCR[]))
                  D[d] = FPAdd(D[d], addend64, FPSCR[]);
```

 $\textbf{Copyright} \ \textcircled{\o} \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

(old) htmldiff from- (new)

VMLA (by scalar)

Vector Multiply Accumulate multiplies elements of a vector by a scalar, and adds the products to corresponding elements of the destination vector.

For more information about scalars see Advanced SIMD scalars.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 1 0 0 1 Q 1 D != 11 Vn Vd 0 0 0 F N 1 M 0 Vm

size op
```

64-bit SIMD vector (Q == 0)

```
VMLA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VMLA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01' && !HaveFP16Ext()) then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE; // "Don't care" value: TRUE produces same functionality
add = (op == '0'); floating_point = (F == '1'); long_destination = FALSE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	Q	1	1	1	1	1	D	<u></u>	11		٧	'n			٧	⁄d		0	0	0	F	N	1	М	0		٧	m	
										si	ze.										οn										

64-bit SIMD vector (Q == 0)

```
VMLA{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VMLA{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01' && !HaveFP16Ext()) then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE; // "Don't care" value: TRUE produces same functionality
add = (op == '0'); floating_point = (F == '1'); long_destination = FALSE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Related encodings: See *Advanced SIMD data-processing* for the T32 instruction set, or *Advanced SIMD data-processing* for the A32 instruction set.

Assembler Symbols

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the scalar and the elements of the operand vector, encoded in "F:size":

F	size	<dt></dt>
0	01	I16
0	10	I32
1	01	F16
1	10	F32

<Qd> Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as <Od>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Dd> Is the 64-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]> Is the 64-bit name of the second SIMD&FP source register holding the scalar. If <dt> is I16 or F16, Dm is restricted to D0-D7. Dm is encoded in "Vm<2:0>", and x is encoded in "M:Vm<3>". If <dt> is I32 or F32, Dm is restricted to D0-D15. Dm is encoded in "Vm", and x is encoded in "M".

Operation

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

VMLS (floating-point)

Vector Multiply Subtract multiplies corresponding elements in two vectors, subtracts the products from corresponding elements of the destination vector, and places the results in the destination vector.

Arm recommends that software does not use the VMLS instruction in the Round towards Plus Infinity and Round towards Minus Infinity rounding modes, because the rounding of the product and of the sum can change the result of the instruction in opposite directions, defeating the purpose of these rounding modes.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0	0	D	1	SZ		V	'n			V	'd		1	1	0	1	Ν	Q	М	1		٧	m	
										go																					

64-bit SIMD vector (Q == 0)

```
VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
advsimd = TRUE; add = (op == '0');
case sz of
   when '0' esize = 32; elements = 2;
   when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

A2

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	0	Δ	0	0		V	'n			V	d		1	0	siz	е	N	1	М	0		٧	m	
cond																						ор						

```
Half-precision scalar (size == 01) (FEAT FP16Armv8.2)
```

```
VMLS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VMLS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VMLS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>


if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE; add = (op == '0');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1



64-bit SIMD vector (Q == 0)

```
VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

if sz == '1' && InITBlock() then UNPREDICTABLE;

advsimd = TRUE; add = (op == '0');

case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

op

Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)

```
VMLS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VMLS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VMLS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE; add = (op == '0');
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields.

- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
if ConditionPassed() then
    if advsimd then // Advanced SIMD instruction
         for r = 0 to regs-1
             for e = 0 to elements-1
                  product = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], StandardFPSCRValue());
                  addend = if add then product else FPNeg(product);
                  Elem[D[d+r],e,esize] = FPAdd(Elem[D[d+r],e,esize], addend, StandardFPSCRValue());
    else
                        // VFP instruction
         case esize of
             when 16
                  addend16 = if add then FPMul(S[n]<15:0>, S[m]<15:0>, FPSCR[]) else FPNeg(FPMul(S[n]<15:0>, FPSCR[])
                  S[d] = Zeros(16) : FPAdd(S[d]<15:0>, addend16, FPSCR[]);
             when 32
                  addend32 = if add then \underline{FPMul}(\underline{S[n]}, \underline{S[m]}, FPSCR[]) else \underline{FPNeg}(\underline{FPMul}(\underline{S[n]}, \underline{S[m]}, FPSCR[]))
                  S[d] = \frac{FPAdd}{S[d]}, addend32, FPSCR[]);
             when 64
                  addend64 = if add then \underline{FPMul}(\underline{D}[n], \underline{D}[m], FPSCR[]) else \underline{FPNeg}(\underline{FPMul}(\underline{D}[n], \underline{D}[m], FPSCR[]))
                  D[d] = FPAdd(D[d], addend64, FPSCR[]);
```

 $\textbf{Copyright} \ \textcircled{\o} \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

(old) htmldiff from- (new)

VMLS (by scalar)

Vector Multiply Subtract multiplies elements of a vector by a scalar, and either subtracts the products from corresponding elements of the destination vector.

For more information about scalars see Advanced SIMD scalars.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 1 0 0 1 Q 1 D != 11 Vn Vd 0 1 D F N 1 M 0 Vm

size op
```

64-bit SIMD vector (Q == 0)

```
VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01' && !HaveFP16Ext()) then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE; // "Don't care" value: TRUE produces same functionality
add = (op == '0'); floating_point = (F == '1'); long_destination = FALSE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

T1

1:	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	Q	1	1	1	1	1	D	!=	11		\	/n			Vo	b		0	1	0	F	N	1	М	0		٧	m	
											si	ze										ор										

64-bit SIMD vector (Q == 0)

```
VMLS{<c>}{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VMLS{<c>}{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

if size == '11' then SEE "Related encodings";
if size == '00' || (F == '1' && size == '01' && !HaveFP16Ext()) then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
unsigned = FALSE; // "Don't care" value: TRUE produces same functionality
add = (op == '0'); floating_point = (F == '1'); long_destination = FALSE;
d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Related encodings: See *Advanced SIMD data-processing* for the T32 instruction set, or *Advanced SIMD data-processing* for the A32 instruction set.

Assembler Symbols

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding T1: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the scalar and the elements of the operand vector, encoded in "F:size":

F	size	<dt></dt>
0	01	I16
0	10	I32
1	01	F16
1	10	F32

<Qd> Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as <Od>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Dd> Is the 64-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]> Is the 64-bit name of the second SIMD&FP source register holding the scalar. If <dt> is I16 or F16, Dm is restricted to D0-D7. Dm is encoded in "Vm<2:0>", and x is encoded in "M:Vm<3>". If <dt> is I32 or F32, Dm is restricted to D0-D15. Dm is encoded in "Vm", and x is encoded in "M".

Operation

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

VMMLA

BFloat16 floating-point matrix multiply-accumulate. This instruction multiplies the 2x4 matrix of BF16 values in the first 128-bit source vector by the 4x2 BF16 matrix in the second 128-bit source vector. The resulting 2x2 single-precision matrix product is then added destructively to the 2x2 single-precision matrix in the 128-bit destination vector. This is equivalent to performing a 4-way dot product per destination element. The instruction does not update the FPSCR exception status.

Arm expects that the VMMLA instruction will deliver a peak BF16 multiply throughput that is at least as high as can be achieved using two VDOT instructions, with a goal that it should have significantly higher throughput.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

(FEAT_AA32BF16Armv8.6)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
Γ	1	1	1	1	1	1	0	0	0	D	0	0		V	'n			V	d		1	1	0	0	N	1	М	0		V	m	

A1

```
VMMLA{<q>}.BF16 <Qd>, <Qn>, <Qm>
if !HaveAarch32BF16Ext() then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer regs = 2;
```

T1 (FEAT_AA32BF16Armv8.6)

_15	14	13	12	11	10	9	8	/	6	5	4	_ 3		1	U	15	14 1	3 12	11	10	9	8	/	6	5	4	3		1	
1	1	1	1	1	1	0	0	0	D	0	0		V	n			Vd		1	1	0	0	N	1	М	0		Vı	m	

T1

```
VMMLA{<q>}.BF16 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveAarch32BF16Ext() then UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer regs = 2;
```

Assembler Symbols

```
<q> See Standard assembler syntax fields.
```

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

VMMLA Page 221

Operation

```
CheckAdvSIMDEnabled();
bits(128) op1 = Q[n>>1];
bits(128) op2 = Q[m>>1];
bits(128) acc = Q[d>>1];

Q[d>>1] = BFMatMulAdd(acc, op1, op2);
```

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VMMLA Page 222

VMOV (between general-purpose register and half-precision)

Copy 16 bits of a general-purpose register to or from a 32-bit SIMD&FP register. This instruction transfers the value held in the bottom 16 bits of a 32-bit SIMD&FP register to the bottom 16 bits of a general-purpose register, or the value held in the bottom 16 bits of a general-purpose register to the bottom 16 bits of a 32-bit SIMD&FP register. Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FP16Armv8.2)

From general-purpose register (op == 0)

```
VMOV{<c>}{<q>}.F16 <Sn>, <Rt>
```

To general-purpose register (op == 1)

```
VMOV{<c>}{<q>}.F16 <Rt>, <Sn>
if !HaveFP16Ext() then UNDEFINED;
if cond != '1110' then UNPREDICTABLE;
to_arm_register = (op == '1'); t = UInt(Rt); n = UInt(Vn:N);
if t == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
```

CONSTRAINED UNPREDICTABLE behavior

If cond != '1110', then one of the following behaviors must occur:

- The instruction is undefined.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

(FEAT FP16Armv8.2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	0	0	0	ор		٧	'n			R	ίt		1	0	0	1	N	(0)	(0)	1	(0)	(0)	(0)	(0)

From general-purpose register (op == 0)

```
VMOV{<c>}{<q>}.F16 <Sn>, <Rt>
```

To general-purpose register (op == 1)

```
VMOV{<c>}{<q>}.F16 <Rt>, <Sn>
if !HaveFP16Ext() then UNDEFINED;
if InITBlock() then UNPREDICTABLE;
to_arm_register = (op == '1'); t = UInt(Rt); n = UInt(Vn:N);
if t == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

```
<Rt>
             Is the general-purpose register that <Sn> will be transferred to or from, encoded in the "Rt" field.
<Sn>
             Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Vn:N" field.
             See Standard assembler syntax fields.
<c>
             See Standard assembler syntax fields.
<
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    if to_arm_register then
        R[t] = Zeros(16) : S[n]<15:0>;
    el se
        S[n] = Zeros(16) : R[t] < 15:0 >;
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 The values of the NZCV flags.

Internal version only: isa v01 24v01 19, pseudocode v2020-12v2020-09 xml, sve v2020-12-3-g87778bbv2020-09 re3; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)

VMOV (immediate)

Copy immediate value to a SIMD&FP register places an immediate constant into every element of the destination register.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$, $\underline{A2}$, $\underline{A3}$, $\underline{A4}$ and $\underline{A5}$) and T32 ($\underline{T1}$, $\underline{T2}$, $\underline{T3}$, $\underline{T4}$ and $\underline{T5}$) .

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	i	1	D	0	0	0	ir	nm	3		٧	'd		0	Χ	Χ	0	0	Q	0	1		imi	n4	
																					cmo	ode				ор					

64-bit SIMD vector (Q == 0)

```
VMOV{<c>}{<q>}.I32 <Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.I32 <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

A2

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	1	1	1	0	1	D	1	1		imr	n4ŀ	ł		Vc	b		1	0	siz	ė	(0)	0	(0)	0		imn	ո4L	
cond																												

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VMOV{<c>}{<q>}.F16 <Sd>, #<imm>

Single-precision scalar (size == 10)

VMOV{<c>}{<q>}.F32 <Sd>, #<imm>

Double-precision scalar (size == 11)

VMOV{<c>}{<q>}.F64 <Dd>, #<imm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
single_register = (size != '11'); advsimd = FALSE;
bits(16) imm16;
bits(32) imm32;
bits(64) imm64;
```

when '01' d = $\underbrace{\text{UInt}}(\text{Vd:D})$; imm16 = $\underbrace{\text{VFPExpandImm}}(\text{imm4H:imm4L})$; imm32 = $\underbrace{\text{Zeros}}(16)$: imm16; when '10' d = $\underbrace{\text{UInt}}(\text{Vd:D})$; imm32 = $\underbrace{\text{VFPExpandImm}}(\text{imm4H:imm4L})$; when '11' d = $\underbrace{\text{UInt}}(\text{D:Vd})$; imm64 = $\underbrace{\text{VFPExpandImm}}(\text{imm4H:imm4L})$; regs = 1;

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

A3

case size of

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	i	1	D	0	0	0	ir	nm	3		٧	ď		1	0	Х	0	0	Q	0	1		im	m4	
																					cmo	ode				op					

64-bit SIMD vector (Q == 0)

```
VMOV{<c>}{<q>}.I16 <Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.I16 <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

A4

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	i	1	D	0	0	0	ir	nm	3		٧	'd		1	1	Χ	Χ	0	Q	0	1		im	m4	
																					cmo	ode	!			go					

```
64-bit SIMD vector (Q == 0)
```

```
VMOV{<c>}{<q>}.<dt> <Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.<dt> <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

A5

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	i	1	D	0	0	0	in	nm:	3		٧	′d		1	1	1	0	0	Q	1	1		im	m4	
																					cmo	ode				go					

64-bit SIMD vector (Q == 0)

```
VMOV{<c>}{<q>}.I64 < Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.164 <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	i	1	1	1	1	1	D	0	0	0	i	mm	3		V	d		0	Χ	Χ	0	0	Q	0	1		imı	m4	
																					cmo	ode				ор					

64-bit SIMD vector (Q == 0)

```
VMOV{<c>}{<q>}.I32 <Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.I32 <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";

if op == '1' && cmode != '1110' then SEE "Related encodings";

if Q == '1' && Vd<0> == '1' then UNDEFINED;

single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);

d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

T2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	D	1	1		imn	ո4H	l		٧	/d		1	0	si	ze	(0)	0	(0)	0		imr	n4L	.

```
Half-precision scalar (size == 01)

(FEAT_FP16Armv8.2)

VMOV{<c>}{<q>}.F16 <Sd>, #<imm>

Single-precision scalar (size == 10)

VMOV{<c>}{<q>}.F32 <Sd>, #<imm>

Double-precision scalar (size == 11)
```

```
VMOV{<c>}{<q>}.F64 <Dd>, #<imm>


if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
single_register = (size != '11'); advsimd = FALSE;
bits(16) imm16;
bits(32) imm32;
bits(64) imm64;
case size of
   when '01' d = UInt(Vd:D); imm16 = VFPExpandImm(imm4H:imm4L); imm32 = Zeros(16) : imm16;
   when '10' d = UInt(Vd:D); imm32 = VFPExpandImm(imm4H:imm4L);
   when '11' d = UInt(D:Vd); imm64 = VFPExpandImm(imm4H:imm4L); regs = 1;
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T3



64-bit SIMD vector (Q == 0)

```
VMOV{<c>}{<q>}.I16 <Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.I16 <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

T4

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1		1	1	1	1	1	D	0	0	0	i	mm	3		٧	′d		1	1	Χ	Χ	0	Q	0	1		im	m4	
																					cmo	ode				go					

```
64-bit SIMD vector (Q == 0)
```

```
VMOV{<c>}{<q>}.<dt> <Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.<dt> <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

T5

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	L	1	1		1	1	1	1	1	D	0	0	0	ir	mm	3		٧	ď		1	1	1	0	0	Q	1	1		im	m4	
																						cmo	ode				ор					

64-bit SIMD vector (0 == 0)

```
VMOV{<c>}{<q>}.I64 < Dd>, #<imm>
```

128-bit SIMD vector (Q == 1)

```
VMOV{<c>}{<q>}.164 <Qd>, #<imm>

if op == '0' && cmode<0> == '1' && cmode<3:2> != '11' then SEE "VORR (immediate)";
if op == '1' && cmode != '1110' then SEE "Related encodings";
if Q == '1' && Vd<0> == '1' then UNDEFINED;
single_register = FALSE; advsimd = TRUE; imm64 = AdvSIMDExpandImm(op, cmode, i:imm3:imm4);
d = UInt(D:Vd); regs = if Q == '0' then 1 else 2;
```

Related encodings: See *Advanced SIMD one register and modified immediate* for the T32 instruction set, or *Advanced SIMD one register and modified immediate* for the A32 instruction set.

Assembler Symbols

For encoding A1, A3, A4 and A5: see Standard assembler syntax fields. This encoding must be unconditional.

For encoding A2, T1, T2, T3, T4 and T5: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> The data type, encoded in "cmode":

cmode	<dt></dt>
110×	I32
1110	18
1111	F32

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<imm> For encoding A1, A3, A4, A5, T1, T3, T4 and T5: is a constant of the specified type that is replicated to fill the destination register. For details of the range of constants available and the encoding of <imm>, see Modified immediate constants in T32 and A32 Advanced SIMD instructions.

For encoding A2 and T2: is a signed floating-point constant with 3-bit exponent and normalized 4 bits of precision, encoded in "imm4H:imm4L". For details of the range of constants available and the encoding of <imm>, see Modified immediate constants in T32 and A32 floating-point instructions.

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
if single_register then
    S[d] = imm32;
else
    for r = 0 to regs-1
        D[d+r] = imm64;
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VMOVX

Vector Move extraction. This instruction copies the upper 16 bits of the 32-bit source SIMD&FP register into the lower 16 bits of the 32-bit destination SIMD&FP register, while clearing the remaining bits to zero.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_FP16Armv8.2)

_31	. 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 1	3 1	2 11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	0	0	0	0		Vd		1	0	1	0	0	1	М	0		Vı	n	

A1

```
VMOVX{<q>}.F16 <Sd>, <Sm>
if !HaveFP16Ext() then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
d = UInt(Vd:D); m = UInt(Vm:M);
```

T1

(FEAT_FP16Armv8.2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	О	1	1	0	0	0	0		Vo	b		1	0	1	0	0	1	М	0		Vı	m	

T1

```
VMOVX{<q>}.F16 <Sd>, <Sm>

if InITBlock() then UNPREDICTABLE;
if !HaveFP16Ext() then UNDEFINED;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
d = UInt(Vd:D); m = UInt(Vm:M);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
```

Operation

```
if ConditionPassed() then
   EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
   S[d] = Zeros(16) : S[m]<31:16>;
```

VMOVX Page 231

 $Copyright © 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

(old) htmldiff from- (new)

VMOVX Page 232

VMUL (floating-point)

Vector Multiply multiplies corresponding elements in two vectors, and places the results in the destination vector. Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

3.	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 1	3 1	2 11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	0	D	0	SZ		٧	'n			Vd		1	1	0	1	N	Q	М	1		Vı	m	

64-bit SIMD vector (Q == 0)

```
VMUL{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMUL{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

advsimd = TRUE;

case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

A2

31 30 29 28	27	26	25	24	23	22	21	20	19	18 17	16	15	14 13	12	11	10	9 8	7	6	5	4	3	2	1	0_
!= 1111	1	1	1	0	0	D	1	0		Vn			Vd		1	0	size	N	0	М	0		Vr	n	
cond																									

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VMUL{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VMUL{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VMUL{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
advsimd = FALSE;

case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	0	D	0	SZ		V	'n			٧	⁄d		1	1	0	1	N	Q	М	1		Vı	n	\Box

64-bit SIMD vector (Q == 0)

```
VMUL{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VMUL{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if sz == '1' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
advsimd = TRUE;
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	0	О	1	0		Vr	า			V	d		1	0	siz	ė	N	0	М	0		Vr	n	

```
Half-precision scalar (size == 01) (FEAT FP16Armv8.2)
```

```
VMUL{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VMUL{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VMUL{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if size == '01' && InITBlock() then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
advsimd = FALSE;

case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<Sn>

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields.

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the vectors, encoded in "sz":

<dt></dt>
F32
F16

<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

 $\begin{array}{c} \text{Internal version only: isa } \textcolor{red}{\text{vol}}\textcolor{blue}{\underline{124}}\textcolor{blue}{\text{vol}}\textcolor{blue}{\underline{19}} \text{, pseudocode } \textcolor{blue}{\text{v2020-12}}\textcolor{blue}{\text{v2020-09}}\textcolor{blue}{\underline{\text{xml}}} \text{, sve } \textcolor{blue}{\text{v2020-12-3-g87778bb}}\textcolor{blue}{\text{v2020-09}}\textcolor{blue}{\underline{\text{rc3}}} \text{; Build timestamp: } \\ \textcolor{blue}{2020-12-17T15}\textcolor{blue}{\underline{\text{c020-09-30T21}}} \text{: 2035} \\ \end{array}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VNEG

Vector Negate negates each element in a vector, and places the results in a second vector. The floating-point version only inverts the sign bit.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
                                                                        7
                                                                              5
                                                                                       2
                                                                     8
                                                                           6
                       1 D 1
                    1
                                1 | size | 0
                                                    Vd
              0
                  1
                                             1
                                                            0
                                                               F
                                                                  1
                                                                           Q \mid M \mid
```

64-bit SIMD vector (Q == 0)

```
VNEG{<c>}{<q>}.<dt> <Dd>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VNEG{<c>}{<q>}.<dt> <Qd>, <Qm>
if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
advsimd = TRUE; floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

A2

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VNEG{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VNEG{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VNEG{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

						-	_	-	-	_				-	 14 13	 		-	_	-	-	_	-	_	_	_	0
1	1	1	1	1	1	1	1	1	D	1	1	size	0	1	Vd	0	F	1	1	1	Q	М	0		Vı	n	

64-bit SIMD vector (Q == 0)

```
VNEG{<c>}{<q>}.<dt> <Dd>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VNEG{<c>}{<q>}.<dt> <Qd>, <Qm>

if size == '11' then UNDEFINED;
if F == '1' && ((size == '01' && !HaveFP16Ext()) || size == '00') then UNDEFINED;
if F == '1' && size == '01' && InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
advsimd = TRUE; floating_point = (F == '1');
esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If F == '1' && size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 1 0 1 1 1 0 1 D 1 1 0 0 0 1 Vd 1 0 size 0 1 M 0 Vm
```

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VNEG{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VNEG{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VNEG{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c> For encoding A1: see *Standard assembler syntax fields*. This encoding must be unconditional.

For encoding A2, T1 and T2: see Standard assembler syntax fields.

- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "F:size":

F	size	<dt></dt>
0	00	S8
0	01	S16
0	10	S32
1	01	F16
1	10	F32

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qm> Is the 128-bit name of the SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

Operation

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check and is operating only on integer vector elements, then the following apply:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa v01_24v01_19, pseudocode v2020-12v2020-09_xml, sve v2020-12-3-g87778bbv2020-09_rc3; Build timestamp: 2020-12-17T152020-09-30T21:2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

VNMLA

Vector Negate Multiply Accumulate multiplies together two floating-point register values, adds the negation of the floating-point value in the destination register to the negation of the product, and writes the result back to the destination register.

Arm recommends that software does not use the VNMLA instruction in the Round towards Plus Infinity and Round towards Minus Infinity rounding modes, because the rounding of the product and of the sum can change the result of the instruction in opposite directions, defeating the purpose of these rounding modes.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8
                                                                           6
                                                                              5
 !=1111
                                                    Vd
                                                                        Ν
                                                                              М
                     0
                        0
                           D | 0
                                 1
                                        Vn
                                                            1
                                                               0
                                                                  size
                                                                           1
   cond
                                                                           ao
```

Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)

```
VNMLA{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VNMLA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VNMLA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
vtype = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	0	D	0	1		V	'n			٧	'd		1	0	si	ze	N	1	М	0		٧	m	

op

VNMLA Page 241

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VNMLA\{<c>\}\{<q>\}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VNMLA{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VNMLA{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
vtype = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c></c>	See Standard assembler syntax fields.
	See Standard assembler syntax fields.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register, encoded in the " $Vn:N$ " field.
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<dm></dm>	Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

VNMLA Page 242

Operation

```
enumeration VFPNegMul {VFPNegMul_VNMLA, VFPNegMul_VNMLS, VFPNegMul_VNMUL};
if ConditionPassed() then
     case esize of
           when 16
                product16 = \underline{FPMul}(\underline{S}[n]<15:0>, \underline{S}[m]<15:0>, FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA S[d] = Zeros(16) : FPAdd(FPNeg(S[d]<15:0>), FPNeg(product16), FPSCI
                      when VFPNegMul_VNMLS \underline{S}[d] = \underline{Zeros}(16) : \underline{FPAdd}(\underline{FPNeg}(\underline{S}[d]<15:0>), product16, FPSCR[]); when VFPNegMul_VNMUL <math>\underline{S}[d] = \underline{Zeros}(16) : \underline{FPNeg}(product16);
           when 32
                product32 = \underline{FPMul}(\underline{S}[n], \underline{S}[m], FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA S[d] = \frac{FPAdd(FPNeg(S[d]), FPNeg(product32), FPSCR[])}{};
                      when VFPNegMul_VNMLS S[d] = \frac{FPAdd(FPNeg(S[d]), product32, FPSCR[])}{};
                      when VFPNegMul_VNMUL S[d] = FPNeg(product32);
           when 64
                product64 = \underline{FPMul}(\underline{D}[n], \underline{D}[m], FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA \underline{D}[d] = \underline{FPAdd}(\underline{FPNeg}(\underline{D}[d]), \underline{FPNeg}(product64), FPSCR[]);
                      when VFPNegMul_VNMLS \underline{D}[d] = \underline{FPAdd}(\underline{FPNeg}(\underline{D}[d]), product64, FPSCR[]);
                      when VFPNegMul_VNMUL_D[d] = \underline{FPNeg}(product64);
```

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21:2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential}.$

(old) htmldiff from- (new)

VNMLA Page 243

VNMLS

Vector Negate Multiply Subtract multiplies together two floating-point register values, adds the negation of the floating-point value in the destination register to the product, and writes the result back to the destination register. Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	0	D	0	1		V	'n			V	'd		1	0	siz	ze	Ν	0	М	0		V	n	
cond																						an						

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VNMLS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VNMLS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VNMLS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
vtype = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

_ 1	5	14	13	12	11	10	9	8	/	6	5	4	3	2 1	U	15	14 1.	3 I	L2 .	11	10	9	8	/	6	5	4	3	2	1	0
	L	1	1	0	1	1	1	0	0	D	0	1		Vn			Vd			1	0	siz	e	N	0	М	0		Vı	n	
																									оp						

VNMLS Page 244

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VNMLS{<c>}{<q>}.F16 <Sd>, <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VNMLS{<c>}{<q>}.F32 <Sd>, <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VNMLS{<c>}{<q>}.F64 <Dd>, <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
vtype = if op == '1' then VFPNegMul_VNMLA else VFPNegMul_VNMLS;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c></c>	See Standard assembler syntax fields.
	See Standard assembler syntax fields.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register, encoded in the " $Vn:N$ " field.
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<dm></dm>	Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

VNMLS Page 245

Operation

```
enumeration VFPNegMul {VFPNegMul_VNMLA, VFPNegMul_VNMLS, VFPNegMul_VNMUL};
if ConditionPassed() then
     case esize of
           when 16
                product16 = \underline{FPMul}(\underline{S}[n]<15:0>, \underline{S}[m]<15:0>, FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA S[d] = Zeros(16) : FPAdd(FPNeg(S[d]<15:0>), FPNeg(product16), FPSCI
                      when VFPNegMul_VNMLS \underline{S}[d] = \underline{Zeros}(16) : \underline{FPAdd}(\underline{FPNeg}(\underline{S}[d] < 15:0>), product16, FPSCR[]); when VFPNegMul_VNMUL <math>\underline{S}[d] = \underline{Zeros}(16) : \underline{FPNeg}(product16);
           when 32
                product32 = \underline{FPMul}(\underline{S}[n], \underline{S}[m], FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA S[d] = \frac{FPAdd(FPNeg(S[d]), FPNeg(product32), FPSCR[])}{};
                      when VFPNegMul_VNMLS S[d] = \frac{FPAdd(FPNeg(S[d]), product32, FPSCR[])}{};
                      when VFPNegMul_VNMUL S[d] = FPNeg(product32);
           when 64
                product64 = \underline{FPMul}(\underline{D}[n], \underline{D}[m], FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA \underline{D}[d] = \underline{FPAdd}(\underline{FPNeg}(\underline{D}[d]), \underline{FPNeg}(product64), FPSCR[]);
                      when VFPNegMul_VNMLS \underline{D}[d] = \underline{FPAdd}(\underline{FPNeg}(\underline{D}[d]), product64, FPSCR[]);
                      when VFPNegMul_VNMUL_D[d] = \underline{FPNeg}(product64);
```

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21:2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential}.$

(old) htmldiff from- (new)

VNMLS Page 246

VNMUL

Vector Negate Multiply multiplies together two floating-point register values, and writes the negation of the result to the destination register.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	0	D	1	0		٧	'n			٧	′d		1	0	siz	ze	Z	1	М	0		٧	m	
cond																												

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VNMUL{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VNMUL{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VNMUL{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '01' && !HaveFP16Ext() then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
vtype = VFPNegMul_VNMUL;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	0	D	1	0		V	'n			٧	'd		1	0	siz	ze	N	1	М	0		V	m	

VNMUL Page 247

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VNMUL{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>
Single-precision scalar (size == 10)
```

 $VNMUL{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>$

Double-precision scalar (size == 11)

```
VNMUL{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '01' && !HaveFP16Ext() then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
vtype = VFPNegMul_VNMUL;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is undefined.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<c></c>	See Standard assembler syntax fields.
	See Standard assembler syntax fields.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register, encoded in the " $Vn:N$ " field.
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<dm></dm>	Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

VNMUL Page 248

Operation

```
enumeration VFPNegMul {VFPNegMul_VNMLA, VFPNegMul_VNMLS, VFPNegMul_VNMUL};
if ConditionPassed() then
     case esize of
           when 16
                product16 = \underline{FPMul}(\underline{S}[n]<15:0>, \underline{S}[m]<15:0>, FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA S[d] = Zeros(16) : FPAdd(FPNeg(S[d]<15:0>), FPNeg(product16), FPSCI
                      when VFPNegMul_VNMLS \underline{S}[d] = \underline{Zeros}(16) : \underline{FPAdd}(\underline{FPNeg}(\underline{S}[d] < 15:0>), product16, FPSCR[]); when VFPNegMul_VNMUL <math>\underline{S}[d] = \underline{Zeros}(16) : \underline{FPNeg}(product16);
           when 32
                product32 = \underline{FPMul}(\underline{S}[n], \underline{S}[m], FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA S[d] = \frac{FPAdd(FPNeg(S[d]), FPNeg(product32), FPSCR[])}{};
                      when VFPNegMul_VNMLS S[d] = \frac{FPAdd(FPNeg(S[d]), product32, FPSCR[])}{};
                      when VFPNegMul_VNMUL S[d] = FPNeg(product32);
           when 64
                product64 = \underline{FPMul}(\underline{D}[n], \underline{D}[m], FPSCR[]);
                case vtype of
                      when VFPNegMul_VNMLA \underline{D}[d] = \underline{FPAdd}(\underline{FPNeg}(\underline{D}[d]), \underline{FPNeg}(product64), FPSCR[]);
                      when VFPNegMul_VNMLS \underline{D}[d] = \underline{FPAdd}(\underline{FPNeg}(\underline{D}[d]), product64, FPSCR[]);
                      when VFPNegMul_VNMUL_D[d] = \underline{FPNeg}(product64);
```

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21:2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential}.$

(old) htmldiff from- (new)

VNMUL Page 249

VQRDMLAH

Vector Saturating Rounding Doubling Multiply Accumulate Returning High Half. This instruction multiplies the vector elements of the first source SIMD&FP register with either the corresponding vector elements of the second source SIMD&FP register or the value of a vector element of the second source SIMD&FP register, without saturating the multiply results, doubles the results, and accumulates the most significant half of the final results with the vector elements of the destination SIMD&FP register. The results are rounded.

If any of the results overflow, they are saturated. The cumulative saturation bit, *FPSCR*.QC, is set if saturation occurs. For details see *Pseudocode details of saturation*.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

Δ1

(FEAT_RDMArmv8.1)

	31	30	29	28	27	26	25	24	23	22	21 20	19 18	17 10	5 15	14	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0_
ſ	1	1	1	1	0	0	1	1	0	D	size	V	n		Vo	ł	1	0	1	1	N	Q	М	1		Vr	n	

64-bit SIMD vector (Q == 0)

```
VQRDMLAH{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLAH{<q>}.<dt> <Qd>, <Qn>, <Qm>
if !HaveQRDMLAHExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '00' || size == '11' then UNDEFINED;
add = TRUE; scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

Α2

(FEAT_RDMArmv8.1)

64-bit SIMD vector (Q == 0)

```
VQRDMLAH\{<q>\}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLAH{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

if !HaveQRDMLAHExt() then UNDEFINED;
if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
add = TRUE; scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

VQRDMLAH Page 250

T1

(FEAT_RDMArmv8.1)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 1 1 1 1 1 1 0 D size Vn Vd 1 0 1 1 N Q M 1 Vm
```

64-bit SIMD vector (Q == 0)

```
VQRDMLAH{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLAH{<q>}.<dt> <Qd>, <Qn>, <Qm>
if !HaveQRDMLAHExt() then UNDEFINED;
if InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '00' || size == '11' then UNDEFINED;
add = TRUE; scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

(FEAT_RDMArmv8.1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	Q	1	1	1	1	1	D	<u></u>	11		٧	'n			٧	′d		1	1	1	0	N	1	М	0		٧	m	
										ci:	70																				

64-bit SIMD vector (Q == 0)

```
VQRDMLAH\{<q>\}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLAH\{<q>\}.<dt> <Qd>, <Qn>, <Dm[x]>
```

```
if !HaveQRDMLAHExt() then UNDEFINED;
if InITBlock() then UNPREDICTABLE;
if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' | Vn<0> == '1') then UNDEFINED;
add = TRUE; scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Related encodings: See *Advanced SIMD data-processing* for the T32 instruction set, or *Advanced SIMD data-processing* for the A32 instruction set.

VQRDMLAH Page 251

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the operands, encoded in "size":

size	<dt></dt>
01	S16
10	S32

<Qd> Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as <Od>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]> Is the 64-bit name of the second SIMD&FP source register holding the scalar. If <dt> is S16, Dm is restricted to D0-D7. Dm is encoded in "Vm<2:0>", and x is encoded in "M:Vm<3>". If <dt> is S32, Dm is restricted to D0-D15. Dm is encoded in "Vm", and x is encoded in "M".

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

 $\textbf{Copyright} © \textbf{2010-2020} \textbf{ Arm Limited or its affiliates. All rights reserved. This document is \textbf{Non-Confidential}. \\$

(old) htmldiff from- (new)

VQRDMLAH Page 252

VQRDMLSH

Vector Saturating Rounding Doubling Multiply Subtract Returning High Half. This instruction multiplies the vector elements of the first source SIMD&FP register with either the corresponding vector elements of the second source SIMD&FP register or the value of a vector element of the second source SIMD&FP register, without saturating the multiply results, doubles the results, and subtracts the most significant half of the final results from the vector elements of the destination SIMD&FP register. The results are rounded.

If any of the results overflow, they are saturated. The cumulative saturation bit, *FPSCR*.QC, is set if saturation occurs. For details see *Pseudocode details of saturation*.

Depending on settings in the *CPACR*, *NSACR*, and *HCPTR* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD* and floating-point support.

It has encodings from the following instruction sets: A32 (A1 and A2) and T32 (T1 and T2).

A1

(FEAT_RDMArmv8.1)

64-bit SIMD vector (Q == 0)

```
VQRDMLSH{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLSH{<q>}.<dt> <Qd>, <Qn>, <Qm>
if !HaveQRDMLAHExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '00' || size == '11' then UNDEFINED;
add = FALSE; scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

Α2

(FEAT_RDMArmv8.1)

64-bit SIMD vector (Q == 0)

```
VQRDMLSH{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLSH{<q>}.<dt> <Qd>, <Qn>, <Dm[x]>

if !HaveQRDMLAHExt() then UNDEFINED;
if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
add = FALSE; scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

VQRDMLSH Page 253

T1

(FEAT_RDMArmv8.1)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 1 1 1 1 1 1 0 D size Vn Vd 1 1 0 0 N Q M 1 Vm
```

64-bit SIMD vector (Q == 0)

```
VQRDMLSH{<q>}.<dt> <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLSH{<q>}.<dt> <Qd>, <Qn>, <Qm>
if !HaveQRDMLAHExt() then UNDEFINED;
if InITBlock() then UNPREDICTABLE;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
if size == '00' || size == '11' then UNDEFINED;
add = FALSE; scalar_form = FALSE; esize = 8 << UInt(size); elements = 64 DIV esize;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T2

(FEAT_RDMArmv8.1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	Q	1	1	1	1	1	D	<u></u>	11		٧	'n			٧	′d		1	1	1	1	N	1	М	0		٧	m	
										ci:	70																				

64-bit SIMD vector (Q == 0)

```
VQRDMLSH{<q>}.<dt> <Dd>, <Dn>, <Dm[x]>
```

128-bit SIMD vector (Q == 1)

```
VQRDMLSH\{<q>\}.<dt> <Qd>, <Qn>, <Dm[x]>
```

```
if !HaveQRDMLAHExt() then UNDEFINED;
if InITBlock() then UNPREDICTABLE;
if size == '11' then SEE "Related encodings";
if size == '00' then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
add = FALSE; scalar_form = TRUE; d = UInt(D:Vd); n = UInt(N:Vn); regs = if Q == '0' then 1 else 2;
if size == '01' then esize = 16; elements = 4; m = UInt(Vm<2:0>); index = UInt(M:Vm<3>);
if size == '10' then esize = 32; elements = 2; m = UInt(Vm); index = UInt(M);
```

CONSTRAINED UNPREDICTABLE behavior

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Related encodings: See *Advanced SIMD data-processing* for the T32 instruction set, or *Advanced SIMD data-processing* for the A32 instruction set.

VQRDMLSH Page 254

Assembler Symbols

<q> See Standard assembler syntax fields.

<dt> Is the data type for the elements of the operands, encoded in "size":

size	<dt></dt>
01	S16
10	S32

<Qd> Is the 128-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field as <Od>*2.

<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Dd> Is the 64-bit name of the SIMD&FP register holding the accumulate vector, encoded in the "D:Vd" field.

<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm[x]> Is the 64-bit name of the second SIMD&FP source register holding the scalar. If <dt> is S16, Dm is restricted to D0-D7. Dm is encoded in "Vm<2:0>", and x is encoded in "M:Vm<3>". If <dt> is S32, Dm is restricted to D0-D15. Dm is encoded in "Vm", and x is encoded in "M".

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

 $\textbf{Copyright} © \textbf{2010-2020} \textbf{ Arm Limited or its affiliates. All rights reserved. This document is \textbf{Non-Confidential}. \\$

(old) htmldiff from- (new)

VQRDMLSH Page 255

VRINTA (floating-point)

Round floating-point to integer to Nearest with Ties to Away rounds a floating-point value to an integral floating-point value of the same size using the Round to Nearest with Ties to Away rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	1	0	0	0		Vd		1	0	!=	00	0	1	М	0		٧	m	
														R	М						si:	7 <u>P</u>								

Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)

```
VRINTA{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VRINTA{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VRINTA{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	1	0	0	0		Vd		1	0	!= (00	0	1	М	0		Vı	n	
														R	М						siz	e								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VRINTA{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VRINTA{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)

VRINTA{<q>}.F64 <Dd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
```

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

• The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
  when 16
    S[d] = Zeros(16) : FPRoundInt(S[m]<15:0>, FPSCR[], rounding, exact);
  when 32
    S[d] = FPRoundInt(S[m], FPSCR[], rounding, exact);
  when 64
    D[d] = FPRoundInt(D[m], FPSCR[], rounding, exact);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VRINTM (floating-point)

Round floating-point to integer towards -Infinity rounds a floating-point value to an integral floating-point value of the same size using the Round towards -Infinity rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 1 1 0 1 D 1 1 1 1 0 1 D 1 1 1 0 1 D 1 1 1 0 1 D 1 1 1 Size
```

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VRINTM{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VRINTM{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VRINTM{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
  when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

	<u> </u>	14	13	12	11	10	9	Ö		Ö	2	4	3			U	12	14 13	12	11	10	9	Ö		О	2	4	3		1	
1	L	1	1	1	1	1	1	0	1	D	1	1	1	0	1	1		Vd		1	0	!=	00	0	1	М	0		٧	m	
															R	М						siz	ze								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VRINTM{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VRINTM{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)

VRINTM{<q>}.F64 <Dd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
```

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

• The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
  when 16
    S[d] = Zeros(16) : FPRoundInt(S[m]<15:0>, FPSCR[], rounding, exact);
  when 32
    S[d] = FPRoundInt(S[m], FPSCR[], rounding, exact);
  when 64
    D[d] = FPRoundInt(D[m], FPSCR[], rounding, exact);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VRINTN (floating-point)

Round floating-point to integer to Nearest rounds a floating-point value to an integral floating-point value of the same size using the Round to Nearest rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 1 1 1 1 0 1 D 1 1 1 0 0 0 1 Vd 1 0 != 00 0 1 M 0 Vm

RM size
```

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VRINTN{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VRINTN{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VRINTN{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
  when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

	<u> </u>	14	13	12	11	10	9	Ö		Ö	2	4	3			U	12	14 13	12	11	10	9	Ö		О	2	4	3		1	
1	L	1	1	1	1	1	1	0	1	D	1	1	1	0	0	1		Vd		1	0	!=	00	0	1	М	0		٧	m	
															R	М						siz	ze								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VRINTN{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VRINTN{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)

VRINTN{<q>}.F64 <Dd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
```

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
  when 16
    S[d] = Zeros(16) : FPRoundInt(S[m]<15:0>, FPSCR[], rounding, exact);
  when 32
    S[d] = FPRoundInt(S[m], FPSCR[], rounding, exact);
  when 64
    D[d] = FPRoundInt(D[m], FPSCR[], rounding, exact);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VRINTP (floating-point)

Round floating-point to integer towards +Infinity rounds a floating-point value to an integral floating-point value of the same size using the Round towards +Infinity rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	1	0	1	0		V	d		1	0	<u></u>	00	0	1	М	0		٧	m	
														R	М							si	ze								

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VRINTP{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VRINTP{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VRINTP{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
  when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
  when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
  when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	1	1	1	0	1	0		Vd		1	0	!=	00	0	1	М	0		٧	m	
														R	М						si	ze								

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VRINTP{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VRINTP{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)

VRINTP{<q>}.F64 <Dd>, <Dm>

if InITBlock() then UNPREDICTABLE;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
rounding = FPDecodeRM(RM); exact = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
```

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
   when 16
       S[d] = Zeros(16) : FPRoundInt(S[m]<15:0>, FPSCR[], rounding, exact);
   when 32
       S[d] = FPRoundInt(S[m], FPSCR[], rounding, exact);
   when 64
       D[d] = FPRoundInt(D[m], FPSCR[], rounding, exact);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VRINTR

Round floating-point to integer rounds a floating-point value to an integral floating-point value of the same size using the rounding mode specified in the FPSCR. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VRINTR{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VRINTR{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VRINTR{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR[]);
exact = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

T1

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9 8	7	6	5	4	3	2	1	0_
1 1	1	0	1	1	1	0	1	D	1	1	0	1	1	0		Vd		1	0	size	0	1	М	0		Vn	n	

op

VRINTR Page 264

```
(FEAT_FP16Armv8.2)

VRINTR{<c>}{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VRINTR{<c>}{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)

VRINTR{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && InITBlock() then UNPREDICTABLE;
 rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR[]);
 exact = FALSE;
 case size of
 when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
```

If InITBlock(), then one of the following behaviors must occur:

The instruction is UNDEFINED.

Half-precision scalar (size == 01)

The instruction executes as if it passes the Condition code check.

when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M); when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

• The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
See Standard assembler syntax fields.
See Standard assembler syntax fields.
Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
Sm> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
Sm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
    when 16
        S[d] = Zeros(16) : FPRoundInt(S[m]<15:0>, FPSCR[], rounding, exact);
    when 32
        S[d] = FPRoundInt(S[m], FPSCR[], rounding, exact);
    when 64
        D[d] = FPRoundInt(D[m], FPSCR[], rounding, exact);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VRINTR Page 265

VRINTX (floating-point)

Round floating-point to integer inexact rounds a floating-point value to an integral floating-point value of the same size, using the rounding mode specified in the FPSCR, and raises an Inexact exception when the result value is not numerically equal to the input value. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VRINTX{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VRINTX{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VRINTX{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
exact = TRUE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9 8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	О	1	1	0	1	1	1		Vd		1	0	size	0	1	М	0		Vn	n	

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VRINTX{<c>}{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VRINTX{<c>}{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)

VRINTX{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
exact = TRUE;
case size of
   when '01' esize == 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize == 32; d = UInt(Vd:D); m = UInt(Vm:M);
```

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.

when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

• The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VRINTZ (floating-point)

Round floating-point to integer towards Zero rounds a floating-point value to an integral floating-point value of the same size, using the Round towards Zero rounding mode. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

```
Half-precision scalar (size == 01) (FEAT FP16Armv8.2)
```

```
VRINTZ{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VRINTZ{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VRINTZ{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR[]);
exact = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	D	1	1	0	1	1	0		Vo	d		1	0	siz	e	1	1	М	0		V	m	

```
(FEAT_FP16Armv8.2)

VRINTZ{<c>}{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VRINTZ{<c>}{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)

VRINTZ{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 if size == '01' && InITBlock() then UNPREDICTABLE;
 rounding = if op == '1' then FPRounding_ZERO else FPRoundingMode(FPSCR[]);
 exact = FALSE;
 case size of
 when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
```

If InITBlock(), then one of the following behaviors must occur:

The instruction is UNDEFINED.

Half-precision scalar (size == 01)

The instruction executes as if it passes the Condition code check.

when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M); when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);

• The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Sm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
    when 16
        S[d] = Zeros(16) : FPRoundInt(S[m]<15:0>, FPSCR[], rounding, exact);
    when 32
        S[d] = FPRoundInt(S[m], FPSCR[], rounding, exact);
    when 64
        D[d] = FPRoundInt(D[m], FPSCR[], rounding, exact);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

```
(old) htmldiff from- (new)
```

VSDOT (vector)

Dot Product vector form with signed integers. This instruction performs the dot product of the four 8-bit elements in each 32-bit element of the first source register with the four 8-bit elements of the corresponding 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register. In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID ISAR6.DP indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_DotProdArmv8.2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
                                                                8
                                                                      6
                                                                        5
                0 0
                      0 D 1
                                     Vn
                                                Vd
                                                        1
                                                           1
                                                             0
                                                                1
                                                                   N
                                                                      0
                                                                         М
                                                                            0
                                                                                  Vm
```

64-bit SIMD vector (Q == 0)

```
VSDOT{<q>}.S8 <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VSDOT{<q>}.S8 <Qd>, <Qn>, <Qm>
if !HaveDOTPExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
boolean signed = U=='0';
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer esize = 32;
integer regs = if Q == '1' then 2 else 1;
```

T1

(FEAT_DotProdArmv8.2)

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 1 1 1 1 0 0 0 0 D 1 0 Vn Vd 1 1 0 0 1 N Q M 0 Vm
```

64-bit SIMD vector (Q == 0)

```
VSDOT{<q>}.S8 <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VSDOT{<q>}.S8 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveDOTPExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vm<0> == '1') then UNDEFINED;
boolean signed = U=='0';
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer esize = 32;
integer regs = if Q == '1' then 2 else 1;
```

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
bits(64) operand1;
bits(64) operand2;
bits(64) result;
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = D[n+r];
    operand2 = D[m+r];
    result = D[d+r];
    integer element1, element2;
    for e = 0 to 1
        integer res = 0;
        for i = 0 to 3
            if signed then
                element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = SInt(Elem[operand2, 4 * e + i, esize DIV 4]);
                element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = UInt(Elem[operand2, 4 * e + i, esize DIV 4]);
            res = res + element1 * element2;
        Elem[result, e, esize] = Elem[result, e, esize] + res;
    D[d+r] = result;
```

 $\begin{array}{c} \text{Internal version only: isa} \ \ \underline{\text{v01_24}} \\ \text{v01_19}, \ \text{pseudocode} \ \ \underline{\text{v2020-12}} \\ \text{v2020-12} \\ \text{v2020-12-3-g87778bb} \\ \text{v2020-09_rc3} \ ; \ \text{Build timestamp:} \\ \text{2020-12-17T152020-09-30T21:} \\ \text{2035} \\ \end{array}$

 $\textbf{Copyright} \ @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.} \\$

(old) htmldiff from- (new)

VSDOT (by element)

Dot Product index form with signed integers. This instruction performs the dot product of the four 8-bit elements in each 32-bit element of the first source register with the four 8-bit elements of an indexed 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID_ISAR6.DP indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

(FEAT_DotProdArmv8.2)

									_==	_==		 		 	14		 								 		0
1	1	1	1	1	1	1	0	0	D	1	0	٧	'n		Vo	b	1	1	0	1	Z	Q	М	0	٧	m	
																								11			

64-bit SIMD vector (Q == 0)

```
VSDOT{<q>}.S8 <Dd>, <Dn>, <Dm>[<index>]
```

128-bit SIMD vector (Q == 1)

```
VSDOT{<q>}.S8 <Qd>, <Qn>, <Dm>[<index>]

if !HaveDOTPExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
```

```
boolean signed = (U=='0');
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm<3:0>);
integer index = UInt(M);
integer esize = 32;
```

integer esize = 32; integer regs = if Q == '1' then 2 else 1;

T1

(FEAT_DotProdArmv8.2)

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	D	1	0		V	'n			٧	'd		1	1	0	1	N	Q	М	0		٧	m	

64-bit SIMD vector (Q == 0) VSDOT{<q>}.S8 <Dd>, <Dn>, <Dm>[<index>] 128-bit SIMD vector (Q == 1) VSDOT{<q>}.S8 <Qd>, <Qn>, <Dm>[<index>] if InITBlock() then UNPREDICTABLE; if !HaveDOTPExt() then UNDEFINED; if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED; boolean signed = (U=='0'); integer d = UInt(D:Vd); integer m = UInt(N:Vn); integer m = UInt(Vm<3:0>); integer index = UInt(M); integer esize = 32;

Assembler Symbols

integer regs = if Q == '1' then 2 else 1;

<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm" field.
<index> Is the element index in the range 0 to 1, encoded in the "M" field.

Operation

```
bits(64) operand1;
bits(64) operand2 = D[m];
bits(64) result;
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = D[n+r];
    result = D[d+r];
    integer element1, element2;
    for e = 0 to 1
        integer res = 0;
        for i = 0 to 3
            if signed then
                element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = SInt(Elem[operand2, 4 * index + i, esize DIV 4]);
            else
                element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = UInt(Elem[operand2, 4 * index + i, esize DIV 4]);
            res = res + element1 * element2;
        Elem[result, e, esize] = Elem[result, e, esize] + res;
    D[d+r] = result;
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VSELEQ, VSELGE, VSELGT, VSELVS

Floating-point conditional select allows the destination register to take the value in either one or the other source register according to the condition codes in the \overline{APSR} .

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

_3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	0	0	Δ	CC	()		٧	'n			V	'd		1	0	!=	00	N	0	М	0		Vr	m	

size

```
VSELEQ, double prec (cc == 00 && size == 11)
 VSELEQ.F64 <Dd>, <Dn>, <Dm> // (Cannot be conditional)
VSELEQ, halfprec (cc == 00 && size == 01)
(FEAT_FP16Armv8.2)
 VSELEQ.F16 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
VSELEQ, singleprec (cc == 00 && size == 10)
 VSELEQ.F32 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
VSELGE, double prec (cc == 10 && size == 11)
 VSELGE.F64 <Dd>, <Dn>, <Dm> // (Cannot be conditional)
VSELGE, halfprec (cc == 10 && size == 01)
(FEAT FP16Armv8.2)
 VSELGE.F16 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
VSELGE, singleprec (cc == 10 && size == 10)
 VSELGE.F32 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
VSELGT, double prec (cc == 11 && size == 11)
 VSELGT.F64 <Dd>, <Dn>, <Dm> // (Cannot be conditional)
VSELGT, halfprec (cc == 11 && size == 01)
(FEAT_FP16Armv8.2)
 VSELGT.F16 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
VSELGT, singleprec (cc == 11 && size == 10)
 VSELGT.F32 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
VSELVS, double prec (cc == 01 && size == 11)
 VSELVS.F64 <Dd>, <Dn>, <Dm> // (Cannot be conditional)
VSELVS, halfprec (cc == 01 && size == 01)
(FEAT_FP16Armv8.2)
 VSELVS.F16 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
VSELVS, singleprec (cc == 01 && size == 10)
 VSELVS.F32 <Sd>, <Sn>, <Sm> // (Cannot be conditional)
 if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
 case size of
     when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
     when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
     when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
 cond = cc:(cc<1> EOR cc<0>):'0';
```

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	D	С	С		٧	'n			٧	'd		1	0	!=	00	N	0	М	0		V	m	

size

```
VSELEQ, double prec (cc == 00 && size == 11)
 VSELEQ.F64 <Dd>, <Dn>, <Dm> // (Not permitted in IT block)
VSELEQ, halfprec (cc == 00 && size == 01)
(FEAT_FP16Armv8.2)
 VSELEQ.F16 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
VSELEQ, single prec (cc == 00 \&\& size == 10)
 VSELEQ.F32 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
VSELGE,doubleprec (cc == 10 && size == 11)
 VSELGE.F64 <Dd>, <Dn>, <Dm> // (Not permitted in IT block)
VSELGE, halfprec (cc == 10 && size == 01)
(FEAT FP16Armv8.2)
 VSELGE.F16 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
VSELGE, singleprec (cc == 10 && size == 10)
 VSELGE.F32 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
VSELGT, double prec (cc == 11 && size == 11)
 VSELGT.F64 <Dd>, <Dn>, <Dm> // (Not permitted in IT block)
VSELGT, halfprec (cc == 11 && size == 01)
(FEAT_FP16Armv8.2)
 VSELGT.F16 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
VSELGT, singleprec (cc == 11 && size == 10)
 VSELGT.F32 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
VSELVS, double prec (cc == 01 && size == 11)
 VSELVS.F64 <Dd>, <Dn>, <Dm> // (Not permitted in IT block)
VSELVS, halfprec (cc == 01 && size == 01)
(FEAT_FP16Armv8.2)
 VSELVS.F16 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
VSELVS, singleprec (cc == 01 && size == 10)
 VSELVS.F32 <Sd>, <Sn>, <Sm> // (Not permitted in IT block)
 if InITBlock() then UNPREDICTABLE;
 if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
  case size of
      when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
      when '10' esize = 32; d = \underline{UInt}(Vd:D); n = \underline{UInt}(Vn:N); m = \underline{UInt}(Vm:M); when '11' esize = 64; d = \underline{UInt}(D:Vd); n = \underline{UInt}(N:Vn); m = \underline{UInt}(M:Vm);
```

cond = cc:(cc<1> EOR cc<0>):'0';

If InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<dm></dm>	Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

```
EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
case esize of
   when 16
       S[d] = Zeros(16) : (if ConditionHolds(cond) then S[n] else S[m])<15:0>;
   when 32
       S[d] = if ConditionHolds(cond) then S[n] else S[m];
   when 64
       D[d] = if ConditionHolds(cond) then D[n] else D[m];
```

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa $v01_24\underline{v01_19}$, pseudocode $v2020-12\underline{v2020-09_xml}$, sve $v2020-12-3-g87778bb\underline{v2020-09_rc3}$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VSMMLA

The widening integer matrix multiply-accumulate instruction multiplies the 2x8 matrix of signed 8-bit integer values held in the first source vector by the 8x2 matrix of signed 8-bit integer values in the second source vector. The resulting 2x2 32-bit integer matrix product is destructively added to the 32-bit integer matrix accumulator held in the destination vector. This is equivalent to performing an 8-way dot product per destination element.

From Armv8.2, this is an OPTIONAL instruction. <u>ID_ISAR6</u>.I8MM indicates whether this instruction is supported in the T32 and A32 instruction sets.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32I8MMArmv8.6)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0	0	D	1	0		٧	'n			٧	'd		1	1	0	0	N	1	М	0		٧	m	
								В																			U				

A1

```
VSMMLA{<q>}.S8 <Qd>, <Qn>, <Qm>
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
case B:U of
   when '00' op1_unsigned = FALSE; op2_unsigned = FALSE;
   when '01' op1_unsigned = TRUE; op2_unsigned = TRUE;
   when '10' op1_unsigned = TRUE; op2_unsigned = FALSE;
   when '11' UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
```

T1

(FEAT AA32I8MMArmv8.6)

integer m = UInt(M:Vm);

15	14	13	12	11	10	9	8	/	6	5	4	3	2 1	U) 15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0	0	D	1	0		Vn			V	d		1	1	0	0	N	1	М	0		٧ı	n	
							•	В	•			•	•		•	•			•						•	U				

T1

```
VSMMLA{<q>}.S8 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
case B:U of
   when '00' opl_unsigned = FALSE; op2_unsigned = FALSE;
   when '01' opl_unsigned = TRUE; op2_unsigned = TRUE;
   when '10' opl_unsigned = TRUE; op2_unsigned = FALSE;
   when '11' UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
```

Assembler Symbols

<q> See Standard assembler syntax fields.

VSMMLA Page 279

```
<Qd> Is the 128-bit name of the SIMD&FP third source and destination register, encoded in the "D:Vd" field as <Qd>*2.
```

- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation

```
CheckAdvSIMDEnabled();
bits(128) operand1 = Q[n>>1];
bits(128) operand2 = Q[m>>1];
bits(128) addend = Q[d>>1];

Q[d>>1] = MatMulAdd(addend, operand1, operand2, op1_unsigned, op2_unsigned);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21; 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VSMMLA Page 280

VSQRT

Square Root calculates the square root of the value in a floating-point register and writes the result to another floating-point register.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$) and T32 ($\underline{T1}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8
                                                                            5
                                                                         6
 !=1111
                                   0 0
                                                   Vd
                                                                            М
                       1
                          D
                             1
                                1
                                         0
                                            1
                                                           1
                                                             0
                                                                 size
   cond
```

```
Half-precision scalar (size == 01) (FEAT_FP16Armv8.2)
```

```
VSQRT{<c>}{<q>}.F16 <Sd>, <Sm>
```

Single-precision scalar (size == 10)

```
VSQRT{<c>}{<q>}.F32 <Sd>, <Sm>
```

Double-precision scalar (size == 11)

```
VSQRT{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;

if size == '01' && cond != '1110' then UNPREDICTABLE;

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;

case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

1	.5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	0	1	1	1	0	1	D	1	1	0	0	0	1		Vd		1	0	siz	ze	1	1	М	0		Vı	n	

VSQRT Page 281

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VSQRT{<c>}{<q>}.F16 <Sd>, <Sm>

Single-precision scalar (size == 10)

VSQRT{<c>}{<q>}.F32 <Sd>, <Sm>

Double-precision scalar (size == 11)
```

```
VSQRT{<c>}{<q>}.F64 <Dd>, <Dm>

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
case size of
   when '01' esize = 16; d = UInt(Vd:D); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); m = UInt(M:Vm);
```

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

```
<c> See Standard assembler syntax fields.
<q> See Standard assembler syntax fields.
<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
<Sm> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dm> Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
if ConditionPassed() then
    EncodingSpecificOperations(); CheckVFPEnabled(TRUE);
    case esize of
     when 16 S[d] = Zeros(16) : FPSqrt(S[m]<15:0>, FPSCR[]);
     when 32 S[d] = FPSqrt(S[m], FPSCR[]);
     when 64 D[d] = FPSqrt(D[m], FPSCR[]);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

 $\textbf{Copyright} @ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

(old) htmldiff from- (new)

VSQRT Page 282

VSTR

Store SIMD&FP register stores a single register from the Advanced SIMD and floating-point register file to memory, using an address from a general-purpose register, with an optional offset.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	0	1	J	D	0	0		R	n			٧	′d		1	0	si	ze				im	m8			
cond																												

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VSTR{<c>}{<q>}.16 <Sd>, [<Rn>{, #{+/-}<imm>}]
```

Single-precision scalar (size == 10)

```
VSTR{<c>}{<q>}{.32} <Sd>, [<Rn>{, #{+/-}<imm>}]
```

Double-precision scalar (size == 11)

```
VSTR{<c>}{<q>}{.64} <Dd>, [<Rn>{, #{+/-}<imm>}]

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
esize = 8 << UInt(size); add = (U == '1');
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);
case size of
   when '01' d = UInt(Vd:D);
   when '10' d = UInt(Vd:D);
   when '11' d = UInt(D:Vd);
n = UInt(Rn);
if n == 15 && CurrentInstrSet() != InstrSet A32 then UNPREDICTABLE;</pre>
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	U	D	0	0		R	₹n			٧	/d		1	0	si	ze				im	m8				

VSTR Page 283

```
Half-precision scalar (size == 01)
(FEAT_FP16Armv8.2)

VSTR{<c>}{<q>}.16 <Sd>, [<Rn>{, #{+/-}<imm>}]

Single-precision scalar (size == 10)

VSTR{<c>}{<q>}{.32} <Sd>, [<Rn>{, #{+/-}<imm>}]

Double-precision scalar (size == 11)

VSTR{<c>}{<q>}{.64} <Dd>, [<Rn>{, #{+/-}<imm>}]

if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
esize = 8 < UInt(size); add = (U == '1');
imm32 = if esize == 16 then ZeroExtend(imm8:'0', 32) else ZeroExtend(imm8:'00', 32);
case size of
   when '01' d = UInt(Vd:D);
   when '10' d = UInt(Vd:D);
   when '11' d = UInt(D:Vd);</pre>
```

If size == '01' && InITBlock(), then one of the following behaviors must occur:

if n == 15 && <u>CurrentInstrSet()</u> != <u>InstrSet A32</u> then UNPREDICTABLE;

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints* on *UNPREDICTABLE behaviors*.

Assembler Symbols

n = UInt(Rn);

<c></c>	See Standard	l assembler s	untax fields.

- <q> See Standard assembler syntax fields.
- Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.
- <Dd> Is the 64-bit name of the SIMD&FP source register, encoded in the "D:Vd" field.
- .32 Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.
- <Sd> Is the 32-bit name of the SIMD&FP source register, encoded in the "Vd:D" field.
- <Rn> Is the general-purpose base register, encoded in the "Rn" field. The PC can be used, but this is deprecated.
- +/- Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and encoded in "U":

U	+/-
0	-
1	+

<imm> For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as <imm>/4.

For the half-precision scalar variant: is the optional unsigned immediate byte offset, a multiple of 2, in the range 0 to 510, defaulting to 0, and encoded in the "imm8" field as <imm>/2.

VSTR Page 284

Operation

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VSTR Page 285

VSUB (floating-point)

Vector Subtract (floating-point) subtracts the elements of one vector from the corresponding elements of another vector, and places the results in the destination vector.

Depending on settings in the *CPACR*, *NSACR*, *HCPTR*, and *FPEXC* registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see *Enabling Advanced SIMD and floating-point support*.

It has encodings from the following instruction sets: A32 ($\underline{A1}$ and $\underline{A2}$) and T32 ($\underline{T1}$ and $\underline{T2}$).

A1

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 0 0 1 0 0 D 1 sz Vn Vd 1 1 0 0 1 N Q M 0 Vm
```

64-bit SIMD vector (Q == 0)

```
VSUB{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VSUB{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;
if sz == '1' && !HaveFP16Ext() then UNDEFINED;
advsimd = TRUE;
case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;
d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

A2

31 30 29 28	21	20	25	24	23	22	21	20	19	18 17	Тρ	12	14 13	12	TT	TO	9 8	/	О		4	3		Т	U
!= 1111	1	1	1	0	0	D	1	1		Vn			Vd		1	0	size	N	1	М	0		Vr	n	
cond																									

Half-precision scalar (size == 01)

(FEAT_FP16Armv8.2)

```
VSUB{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VSUB{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VSUB{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && cond != '1110' then UNPREDICTABLE;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

If size == '01' && cond != '1110', then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

T1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	1	0	D	1	SZ		V	'n			٧	⁄d		1	1	0	1	N	Q	М	0		Vı	n	

64-bit SIMD vector (Q == 0)

```
VSUB{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VSUB{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>

if Q == '1' && (Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1') then UNDEFINED;

if sz == '1' && !HaveFP16Ext() then UNDEFINED;

if sz == '1' && InITBlock() then UNPREDICTABLE;

advsimd = TRUE;

case sz of
    when '0' esize = 32; elements = 2;
    when '1' esize = 16; elements = 4;

d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm); regs = if Q == '0' then 1 else 2;
```

CONSTRAINED UNPREDICTABLE behavior

If sz == '1' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	0	О	1	1		Vn			V	d		1	0	siz	e	N	1	М	0		Vr	n	

Half-precision scalar (size == 01) (FEAT FP16Armv8.2)

```
VSUB{<c>}{<q>}.F16 {<Sd>,} <Sn>, <Sm>
```

Single-precision scalar (size == 10)

```
VSUB{<c>}{<q>}.F32 {<Sd>,} <Sn>, <Sm>
```

Double-precision scalar (size == 11)

```
VSUB{<c>}{<q>}.F64 {<Dd>,} <Dn>, <Dm>
if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED;
if size == '00' || (size == '01' && !HaveFP16Ext()) then UNDEFINED;
if size == '01' && InITBlock() then UNPREDICTABLE;
advsimd = FALSE;
case size of
   when '01' esize = 16; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '10' esize = 32; d = UInt(Vd:D); n = UInt(Vn:N); m = UInt(Vm:M);
   when '11' esize = 64; d = UInt(D:Vd); n = UInt(N:Vn); m = UInt(M:Vm);
```

CONSTRAINED UNPREDICTABLE behavior

If size == '01' && InITBlock(), then one of the following behaviors must occur:

- The instruction is UNDEFINED.
- The instruction executes as if it passes the Condition code check.
- The instruction executes as NOP. This means it behaves as if it fails the Condition code check.

Assembler Symbols

- <c> For encoding A1: see Standard assembler syntax fields. This encoding must be unconditional.
 - For encoding A2, T1 and T2: see Standard assembler syntax fields.
- <q> See Standard assembler syntax fields.
- <dt> Is the data type for the elements of the vectors, encoded in "sz":

SZ	<dt></dt>
0	F32
1	F16

- <Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Vn:N" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Vm:M" field.

Operation

 $\begin{array}{c} \text{Internal version only: isa } \textcolor{red}{\text{vol}}\textcolor{blue}{\underline{124}}\textcolor{blue}{\text{vol}}\textcolor{blue}{\underline{19}} \text{, pseudocode } \textcolor{blue}{\text{v2020-12}}\textcolor{blue}{\text{v2020-09}}\textcolor{blue}{\underline{\text{xml}}} \text{, sve } \textcolor{blue}{\text{v2020-12-3-g87778bb}}\textcolor{blue}{\text{v2020-09}}\textcolor{blue}{\underline{\text{rc3}}} \text{; Build timestamp: } \\ \textcolor{blue}{2020-12-17T15}\textcolor{blue}{\underline{\text{2020-09-30T21}}} \text{: 2035} \\ \end{array}$

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VSUDOT (by element)

Dot Product index form with signed and unsigned integers. This instruction performs the dot product of the four signed 8-bit integer values in each 32-bit element of the first source register with the four unsigned 8-bit integer values in an indexed 32-bit element of the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

From Armv8.2, this is an OPTIONAL instruction. *ID_ISAR6*.I8MM indicates whether this instruction is supported in the T32 and A32 instruction sets.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32I8MMArmv8.6)

_31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	0	0		٧	'n			٧	'd		1	1	0	1	Ζ	Q	М	1		٧ı	n	
																											П				

64-bit SIMD vector (Q == 0)

```
VSUDOT{<q>}.U8 <Dd>, <Dn>, <Dm>[<index>]
```

128-bit SIMD vector (Q == 1)

```
\label{eq:VSUDOT} $$VSUDOT{<q>}.U8 < Qd>, < Qn>, < Dm>[<index>]$
```

```
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
boolean op1_unsigned = (U == '0');
boolean op2_unsigned = (U == '1');
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm);
integer i = UInt(M);
integer regs = if Q == '1' then 2 else 1;
```

T1

(FEAT AA32I8MMArmv8.6)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	0	0		V	'n			Vd		1	1	0	1	N	Q	М	1		Vı	m	

64-bit SIMD vector (Q == 0) VSUDOT{<q>}.U8 <Dd>, <Dn>, <Dm>[<index>] 128-bit SIMD vector (Q == 1) VSUDOT{<q>}.U8 <Qd>, <Qn>, <Dm>[<index>] if InITBlock() then UNPREDICTABLE; if !HaveAarch32Int8MatMulExt() then UNDEFINED; if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED; boolean op1_unsigned = (U == '0'); boolean op2_unsigned = (U == '1'); integer d = UInt(D:Vd); integer n = UInt(N:Vn); integer m = UInt(Vm); integer i = UInt(M); integer regs = if Q == '1' then 2 else 1;

Assembler Symbols

<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm" field.
<index> Is the element index in the range 0 to 1, encoded in the "M" field.

Operation

```
CheckAdvSIMDEnabled();
bits(64) operand1;
bits(64) operand2;
bits(64) result;
operand2 = Din[m];
for r = 0 to regs-1
    operand1 = \underline{\text{Din}}[n+r];
    result = Din[d+r];
    for e = 0 to 1
        bits(32) res = Elem[result, e, 32];
        for b = 0 to 3
            element1 = Int(Elem[operand1, 4 * e + b, 8], op1_unsigned);
            element2 = Int(Elem[operand2, 4 * i + b, 8], op2 unsigned);
            res = res + element1 * element2;
        Elem[result, e, 32] = res;
    D[d+r] = result;
```

 $\textbf{Copyright} © \textbf{2010-2020} \textbf{ Arm Limited or its affiliates. All rights reserved. This document is \textbf{Non-Confidential}. \\$

(old) htmldiff from- (new)

VUDOT (vector)

Dot Product vector form with unsigned integers. This instruction performs the dot product of the four 8-bit elements in each 32-bit element of the first source register with the four 8-bit elements of the corresponding 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register. In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID_ISAR6.DP indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_DotProdArmv8.2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 0 0 0 0 D 1 0 Vn Vn Vd 1 1 1 0 0 1 N Q M 1 Vm
```

64-bit SIMD vector (Q == 0)

```
VUDOT{<q>}.U8 <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VUDOT{<q>}.U8 <Qd>, <Qn>, <Qm>
if !HaveDOTPExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
boolean signed = U=='0';
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer esize = 32;
integer regs = if Q == '1' then 2 else 1;
```

T1

(FEAT_DotProdArmv8.2)

64-bit SIMD vector (Q == 0)

```
VUDOT{<q>}.U8 <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VUDOT{<q>}.U8 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveDOTPExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vm<0> == '1') then UNDEFINED;
boolean signed = U=='0';
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer esize = 32;
integer regs = if Q == '1' then 2 else 1;
```

Assembler Symbols

```
<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
```

Operation

```
bits(64) operand1;
bits(64) operand2;
bits(64) result;
CheckAdvSIMDEnabled();
for r = 0 to regs-1
   operand1 = D[n+r];
    operand2 = D[m+r];
    result = D[d+r];
    integer element1, element2;
    for e = 0 to 1
        integer res = 0;
        for i = 0 to 3
            if signed then
                element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = SInt(Elem[operand2, 4 * e + i, esize DIV 4]);
                element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = UInt(Elem[operand2, 4 * e + i, esize DIV 4]);
            res = res + element1 * element2;
        Elem[result, e, esize] = Elem[result, e, esize] + res;
    D[d+r] = result;
```

 $\begin{array}{c} \text{Internal version only: isa} \ \ \underline{\text{v01_24}} \\ \text{v01_19}, \ \text{pseudocode} \ \ \underline{\text{v2020-12}} \\ \text{v2020-12} \\ \text{v2020-12-3-g87778bb} \\ \text{v2020-09_rc3} \ ; \ \text{Build timestamp:} \\ \text{2020-12-17T152020-09-30T21:} \\ \text{2035} \\ \end{array}$

 $\textbf{Copyright} \ @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.} \\$

(old) htmldiff from- (new)

VUDOT (by element)

Dot Product index form with unsigned integers. This instruction performs the dot product of the four 8-bit elements in each 32-bit element of the first source register with the four 8-bit elements of an indexed 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

In Armv8.2 and Armv8.3, this is an OPTIONAL instruction. From Armv8.4 it is mandatory for all implementations to support it.

ID_ISAR6.DP indicates whether this instruction is supported.

It has encodings from the following instruction sets: A32 ($\frac{A1}{1}$) and T32 ($\frac{T1}{1}$).

A1

(FEAT_DotProdArmv8.2)

64-bit SIMD vector (Q == 0)

```
VUDOT\{<q>\}.U8 <Dd>, <Dn>, <Dm>[<index>]
```

integer regs = if Q == '1' then 2 else 1;

128-bit SIMD vector (Q == 1)

integer index = UInt(M); integer esize = 32;

```
VUDOT{<q>}.U8 <Qd>, <Qn>, <Dm>[<index>]

if !HaveDOTPExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
boolean signed = (U=='0');
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm<3:0>);
```

T1

(FEAT_DotProdArmv8.2)

15 14 13 12 11 10 9 8	8 7 6 5 4 3 2 1 0	15 14 13 12 11 10	9 8 7 6 5 4	3 2 1 0
1 1 1 1 1 1 1 0	0 0 D 1 0 Vn	Vd 1 1	0 1 N Q M 1	Vm

64-bit SIMD vector (Q == 0) VUDOT{<q>}.U8 <Dd>, <Dn>, <Dm>[<index>] 128-bit SIMD vector (Q == 1) VUDOT{<q>}.U8 <Qd>, <Qn>, <Dm>[<index>] if InITBlock() then UNPREDICTABLE; if !HaveDOTPExt() then UNDEFINED; if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED; boolean signed = (U=='0'); integer d = UInt(D:Vd); integer m = UInt(N:Vn); integer m = UInt(Vm<3:0>); integer index = UInt(M); integer esize = 32;

Assembler Symbols

integer regs = if Q == '1' then 2 else 1;

<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm" field.
<index> Is the element index in the range 0 to 1, encoded in the "M" field.

Operation

```
bits(64) operand1;
bits(64) operand2 = D[m];
bits(64) result;
CheckAdvSIMDEnabled();
for r = 0 to regs-1
    operand1 = D[n+r];
    result = D[d+r];
    integer element1, element2;
    for e = 0 to 1
        integer res = 0;
        for i = 0 to 3
            if signed then
                element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = SInt(Elem[operand2, 4 * index + i, esize DIV 4]);
            else
                element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
                element2 = UInt(Elem[operand2, 4 * index + i, esize DIV 4]);
            res = res + element1 * element2;
        Elem[result, e, esize] = Elem[result, e, esize] + res;
    D[d+r] = result;
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

 $\textbf{Copyright} @ \ 2010\text{-}2020 \ \textbf{Arm Limited or its affiliates}. \ \textbf{All rights reserved}. \ \textbf{This document is Non-Confidential}.$

(old) htmldiff from- (new)

VUMMLA

The widening integer matrix multiply-accumulate instruction multiplies the 2x8 matrix of unsigned 8-bit integer values held in the first source vector by the 8x2 matrix of unsigned 8-bit integer values in the second source vector. The resulting 2x2 32-bit integer matrix product is destructively added to the 32-bit integer matrix accumulator held in the destination vector. This is equivalent to performing an 8-way dot product per destination element.

From Armv8.2, this is an OPTIONAL instruction. <u>ID_ISAR6</u>.I8MM indicates whether this instruction is supported in the T32 and A32 instruction sets.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32I8MMArmv8.6)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 1 1 0 0 0 D 1 0 Vn Vd 1 1 0 0 0 N 1 M 1 Vm

B

U
```

A1

```
VUMMLA{<q>}.U8 <Qd>, <Qn>, <Qm>
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
case B:U of
   when '00' opl_unsigned = FALSE; op2_unsigned = FALSE;
   when '01' opl_unsigned = TRUE; op2_unsigned = TRUE;
   when '10' opl_unsigned = TRUE; op2_unsigned = FALSE;
   when '11' UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
```

T1

(FEAT_AA32I8MM<mark>Armv8.6</mark>)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	1	1	0	0	0	D	1	0		V	n			V	d		1	1	0	0	N	1	М	1		٧ı	n	
				<u> </u>				В								<u> </u>											U				

T1

```
VUMMLA{<q>}.U8 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
case B:U of
   when '00' opl_unsigned = FALSE; op2_unsigned = FALSE;
   when '01' opl_unsigned = TRUE; op2_unsigned = TRUE;
   when '10' opl_unsigned = TRUE; op2_unsigned = FALSE;
   when '11' UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
```

Assembler Symbols

<q> See Standard assembler syntax fields.

VUMMLA Page 296

```
<Qd> Is the 128-bit name of the SIMD&FP third source and destination register, encoded in the "D:Vd" field as <Qd>*2.
```

- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation

```
CheckAdvSIMDEnabled();
bits(128) operand1 = Q[n>>1];
bits(128) operand2 = Q[m>>1];
bits(128) addend = Q[d>>1];

Q[d>>1] = MatMulAdd(addend, operand1, operand2, op1_unsigned, op2_unsigned);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21; 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VUMMLA Page 297

VUSDOT (vector)

Dot Product vector form with mixed-sign integers. This instruction performs the dot product of the four unsigned 8-bit integer values in each 32-bit element of the first source register with the four signed 8-bit integer values in the corresponding 32-bit element of the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

From Armv8.2, this is an OPTIONAL instruction. *ID_ISAR6*.I8MM indicates whether this instruction is supported in the T32 and A32 instruction sets.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32I8MMArmv8.6)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 1 1 1 0 0 1 D 1 0 Vn Vd 1 1 0 0 1 N Q M 0 Vm
```

64-bit SIMD vector (Q == 0)

```
VUSDOT{<q>}.S8 <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VUSDOT{<q>}.S8 <Qd>, <Qn>, <Qm>
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1') then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer regs = if Q == '1' then 2 else 1;
```

T1

(FEAT_AA32I8MMArmv8.6)

15 14 13	12 11 10 9	8 / 6	5 4	3 2 1 0	15 14 13 12	11 10) 9	8 /	6 5 4	3 2 1 0
1 1 1	1 1 1 0	0 1 D	1 0	Vn	Vd	1 1	0	1 N	Q M 0	Vm

64-bit SIMD vector (Q == 0)

```
VUSDOT{<q>}.S8 <Dd>, <Dn>, <Dm>
```

128-bit SIMD vector (Q == 1)

```
VUSDOT{<q>}.S8 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vm<0> == '1' || Vm<0> == '1') then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
integer regs = if Q == '1' then 2 else 1;
```

Assembler Symbols

<q> See Standard assembler syntax fields.

<Qd> Is the 128-bit name of the SIMD&FP third source and destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
<Dd> Is the 64-bit name of the SIMD&FP third source and destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

```
CheckAdvSIMDEnabled();
bits(64) operand1;
bits(64) operand2;
bits(64) result;
for r = 0 to regs-1
    operand1 = Din[n+r];
    operand2 = \underline{\text{Din}}[m+r];
    result = Din[d+r];
    for e = 0 to 1
        bits(32) res = Elem[result, e, 32];
        for b = 0 to 3
            element1 = UInt(Elem[operand1, 4 * e + b, 8]);
            element2 = SInt(Elem[operand2, 4 * e + b, 8]);
            res = res + element1 * element2;
        Elem[result, e, 32] = res;
    D[d+r] = result;
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_re3$; Build timestamp: 2020-12-17T152020-09-30T21: 2035

Copyright @ 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VUSDOT (by element)

Dot Product index form with unsigned and signed integers. This instruction performs the dot product of the four unsigned 8-bit integer values in each 32-bit element of the first source register with the four signed 8-bit integer values in an indexed 32-bit element of the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

From Armv8.2, this is an OPTIONAL instruction. *ID_ISAR6*.I8MM indicates whether this instruction is supported in the T32 and A32 instruction sets.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32I8MMArmv8.6)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	0	0		V	'n			V	'd		1	1	0	1	N	Q	М	0		Vı	n	
																											11				

64-bit SIMD vector (Q == 0)

```
VUSDOT{<q>}.S8 <Dd>>, <Dn>, <Dm>[<index>]
```

128-bit SIMD vector (Q == 1)

```
VUSDOT\{<q>\}.S8 < Qd>, < Qn>, < Dm>[<index>]
```

```
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
boolean op1_unsigned = (U == '0');
boolean op2_unsigned = (U == '1');
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm);
integer i = UInt(M);
integer regs = if Q == '1' then 2 else 1;
```

T1

(FEAT_AA32I8MMArmv8.6)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14 1	3 1	2 1	1 1	.0	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	D	0	0		V	'n			Vd		1	L :	1	0	1	N	Q	М	0		٧ı	n	
																											11				

```
64-bit SIMD vector (Q == 0)

VUSDOT{<q>}.S8 <Dd>, <Dn>, <Dm>[<index>]

128-bit SIMD vector (Q == 1)

VUSDOT{<q>}.S8 <Qd>, <Qn>, <Dm>[<index>]

if InITBlock() then UNPREDICTABLE;
if !HaveAarch32Int8MatMulExt() then UNDEFINED;
if Q == '1' && (Vd<0> == '1' || Vn<0> == '1') then UNDEFINED;
boolean op1_unsigned = (U == '0');
boolean op2_unsigned = (U == '1');
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(Vm);
integer i = UInt(M);
integer regs = if Q == '1' then 2 else 1;
```

Assembler Symbols

<q> See Standard assembler syntax fields.
<Qd> Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Vm" field.
<index> Is the element index in the range 0 to 1, encoded in the "M" field.

Operation

```
CheckAdvSIMDEnabled();
bits(64) operand1;
bits(64) operand2;
bits(64) result;
operand2 = Din[m];
for r = 0 to regs-1
    operand1 = \underline{\text{Din}}[n+r];
    result = Din[d+r];
    for e = 0 to 1
        bits(32) res = Elem[result, e, 32];
        for b = 0 to 3
            element1 = Int(Elem[operand1, 4 * e + b, 8], op1_unsigned);
            element2 = Int(Elem[operand2, 4 * i + b, 8], op2 unsigned);
            res = res + element1 * element2;
        Elem[result, e, 32] = res;
    D[d+r] = result;
```

 $\textbf{Copyright} © \textbf{2010-2020} \textbf{ Arm Limited or its affiliates. All rights reserved. This document is \textbf{Non-Confidential}. \\$

(old) htmldiff from- (new)

VUSMMLA

The widening integer matrix multiply-accumulate instruction multiplies the 2x8 matrix of unsigned 8-bit integer values held in the first source vector by the 8x2 matrix of signed 8-bit integer values in the second source vector. The resulting 2x2 32-bit integer matrix product is destructively added to the 32-bit integer matrix accumulator held in the destination vector. This is equivalent to performing an 8-way dot product per destination element.

From Armv8.2, this is an OPTIONAL instruction. <u>ID_ISAR6</u>.I8MM indicates whether this instruction is supported in the T32 and A32 instruction sets.

It has encodings from the following instruction sets: A32 (A1) and T32 (T1).

A1

(FEAT_AA32I8MMArmv8.6)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0	1	D	1	0		٧	'n			٧	'd		1	1	0	0	N	1	М	0		٧	m	
								В																			U				

A1

```
VUSMMLA{<q>}.S8 < Qd>, < Qn>, < Qm>
```

```
if !HaveAarch32Int8MatMulExt() then UNDEFINED;
case B:U of
   when '00' op1_unsigned = FALSE; op2_unsigned = FALSE;
   when '01' op1_unsigned = TRUE; op2_unsigned = TRUE;
   when '10' op1_unsigned = TRUE; op2_unsigned = FALSE;
   when '11' UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
```

T1

(FEAT AA32I8MMArmv8.6)

```
15 14 13 12 11 10
0
  0
     1
        D
           1
              0
                    Vn
                                Vd
                                       1
                                          1
                                             0
                                                0
                                                   Ν
                                                      1
                                                           0
                                                                  Vm
```

T1

```
VUSMMLA{<q>}.S8 <Qd>, <Qn>, <Qm>
if InITBlock() then UNPREDICTABLE;
if !HaveAArch32Int8MatMulExt() then UNDEFINED;
case B:U of
   when '00' opl_unsigned = FALSE; op2_unsigned = FALSE;
   when '01' opl_unsigned = TRUE; op2_unsigned = TRUE;
   when '10' opl_unsigned = TRUE; op2_unsigned = FALSE;
   when '11' UNDEFINED;
if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
integer d = UInt(D:Vd);
integer n = UInt(N:Vn);
integer m = UInt(M:Vm);
```

Assembler Symbols

<q> See Standard assembler syntax fields.

VUSMMLA Page 302

```
<Qd> Is the 128-bit name of the SIMD&FP third source and destination register, encoded in the "D:Vd" field as <Qd>*2.
```

- <Qn> Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
- <Qm> Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

Operation

```
CheckAdvSIMDEnabled();
bits(128) operand1 = Q[n>>1];
bits(128) operand2 = Q[m>>1];
bits(128) addend = Q[d>>1];

Q[d>>1] = MatMulAdd(addend, operand1, operand2, op1_unsigned, op2_unsigned);
```

Internal version only: isa $v01_24v01_19$, pseudocode $v2020-12v2020-09_xml$, sve $v2020-12-3-g87778bbv2020-09_rc3$; Build timestamp: 2020-12-17T152020-09-30T21; 2035

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

VUSMMLA Page 303

Top-level encodings for A32

31 30 29 28	27 26 25	24 23	22 21	20 1	9 18	17	16	15	14	13 1	2 11	. 10	9	8	7	6	5	4	3	2	1	0
cond	0qo																	op1				

Deco	de fields	3	Instruction details
cond	op0	op1	instruction details

!= 1111	00x		Data-processing and miscellaneous instructions
!= 1111	010		Load/Store Word, Unsigned Byte (immediate, literal)
!= 1111	011	0	Load/Store Word, Unsigned Byte (register)
!= 1111	011	1	Media instructions
	10×		Branch, branch with link, and block data transfer
	11x		System register access, Advanced SIMD, floating-point, and Supervisor call
1111	0xx		<u>Unconditional instructions</u>

Data-processing and miscellaneous instructions

These instructions are under the top-level.

31 30 29 28	27 26	25	24 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	00	op0		op	1														op2	op	o3	op4				

Decode fields Instruction details op1 op2 op3 op4

op0	op1	op2	op3	op4	Instruction details
0		1	!= 00	1	Extra load/store
0	0xxxx	1	00	1	Multiply and Accumulate
0	1xxxx	1	00	1	Synchronization primitives and Load-Acquire/Store-Release
0	10xx0	0			Miscellaneous
0	10××0	1		0	Halfword Multiply and Accumulate
0	!= 10xx0			0	Data-processing register (immediate shift)
0	!= 10xx0	0		1	Data-processing register (register shift)
1					<u>Data-processing immediate</u>

Extra load/store

These instructions are under <u>Data-processing and miscellaneous instructions</u>.

31 30 29 28	27 26 25	24 23 22	21 20 1	9 18 17	16 15	14 13	12	11 10	9	8	7	6	5	4	3	2	1	0
!= 1111	000	op0									1	!=	00	1				

Decode fields	Instruction details
onΩ	instruction details

opo	
0	Load/Store Dual, Half, Signed Byte (register)
1	Load/Store Dual, Half, Signed Byte (immediate, literal)

Load/Store Dual, Half, Signed Byte (register)

These instructions are under Extra load/store.

31 30 29 28	27 2	26 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0 (0 0	Р	U	0	W	o1		R	n			P	₹t		(0)	(0)	(0)	(0)	1	!=	00	1		Rı	m	
																						_					

cond op2 The following constraints also apply to this encoding: cond !=1111 && op2 !=00 && cond !=1111 && op2 !=00

	Deco	de fiel	ds	Instruction Details							
_ P	W	о1	op2	instruction Details							
0	0	0	01	STRH (register) — post-indexed							
0	0	0	10	LDRD (register) — post-indexed							
0	0	0	11	STRD (register) — post-indexed							
0	0	1	01	LDRH (register) — post-indexed							
0	0	1	10	LDRSB (register) — post-indexed							
0	0	1	11	LDRSH (register) — post-indexed							
0	1	0	01	STRHT							
0	1	0	10	UNALLOCATED							
0	1	0	11	UNALLOCATED							
0	1	1	01	LDRHT							
0	1	1	10	LDRSBT							
0	1	1	11	LDRSHT							
1		0	01	STRH (register) — pre-indexed							
1		0	10	LDRD (register) — pre-indexed							
1		0	11	STRD (register) — pre-indexed							
1		1	01	LDRH (register) — pre-indexed							
1		1	10	LDRSB (register) — pre-indexed							
1		1	11	LDRSH (register) — pre-indexed							

Load/Store Dual, Half, Signed Byte (immediate, literal)

These instructions are under **Extra load/store**.

	31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	!= 1111	0	0	0	Р	U	1	W	o1		R	n			R	Rt			imn	14H		1	!=	00	1		imn	n4L	
•	cond																						or	o2					

The following constraints also apply to this encoding: cond !=1111 && op2 !=00 && cond !=1111 && op2 !=00

	Deco	de fields		Instruction Details
P:W	о1	Rn	op2	instruction Details
	0	1111	10	LDRD (literal)
!= 01	1	1111	01	LDRH (literal)
!= 01	1	1111	10	LDRSB (literal)
!= 01	1	1111	11	LDRSH (literal)
00	0	!= 1111	10	LDRD (immediate) — post-indexed
00	0		01	STRH (immediate) — post-indexed
00	0		11	STRD (immediate) — post-indexed
00	1	!= 1111	01	LDRH (immediate) — post-indexed
00	1	!= 1111	10	LDRSB (immediate) — post-indexed
00	1	!= 1111	11	LDRSH (immediate) — post-indexed
01	0	!= 1111	10	UNALLOCATED
01	0		01	STRHT
01	0		11	UNALLOCATED
01	1		01	LDRHT
01	1		10	LDRSBT
01	1		11	LDRSHT
10	0	!= 1111	10	LDRD (immediate) — offset

	Deco	ode fields		Instruction Details								
P:W	o1	Rn	op2	instruction Details								
10	0		01	STRH (immediate) — offset								
10	0		11	STRD (immediate) — offset								
10	1	!= 1111	01	LDRH (immediate) — offset								
10	1	!= 1111	10	LDRSB (immediate) — offset								
10	1	!= 1111	11	LDRSH (immediate) — offset								
11	0	!= 1111	10	LDRD (immediate) — pre-indexed								
11	0		01	STRH (immediate) — pre-indexed								
11	0		11	STRD (immediate) — pre-indexed								
11	1	!= 1111	01	LDRH (immediate) — pre-indexed								
11	1	!= 1111	10	LDRSB (immediate) — pre-indexed								
11	1	!= 1111	11	LDRSH (immediate) — pre-indexed								

Multiply and Accumulate

These instructions are under <u>Data-processing and miscellaneous instructions</u>.

31 30 29 28	27 26	25	24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0 0	0	0	0	oc	S		Rd	lHi			Ro	lLo			Rı	m		1	0	0	1		P	n	
cond																										

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode opc	fields S	Instruction Details
000		MUL, MULS
001		MLA, MLAS
010	0	UMAAL
010	1	UNALLOCATED
011	0	MLS
011	1	UNALLOCATED
100		UMULL, UMULLS
101		UMLAL, UMLALS
110		SMULL, SMULLS
111		SMLAL, SMLALS

Synchronization primitives and Load-Acquire/Store-Release

These instructions are under <u>Data-processing</u> and <u>miscellaneous instructions</u>.

31 30 29 28	27 26 25	24 23 22 2	1 20 19 18 17	16 15 14 13 12	11 10 9	8 (7 6 5 4	3 2 1 0
!= 1111	0001	0g0			11		1001	

Decode fields op0	Instruction details
0	UNALLOCATED
1	Load/Store Exclusive and Load-Acquire/Store-Release

Load/Store Exclusive and Load-Acquire/Store-Release

 $These \ instructions \ are \ under \ \underline{Synchronization \ primitives \ and \ Load-Acquire/Store-Release}.$

31 30 29 28 27	26 25 24 23	22 21 20	19 18 17 16	15 14 13 12 11	10 9 8 7	6 5 4	3 2 1 0
!= 1111 0	0 0 1 1	size L	Rn	xRd (1)	(1) ex ord 1	0 0 1	xRt

cond

The following constraints also apply to this encoding: cond !=1111 && cond !=1111

D	ecod	e field	ls	Instruction Details					
size	L	ex	ord	Instruction Details					
00	0	0	0	STL					
00	0	0	1	UNALLOCATED					
00	0	1	0	STLEX					
00	0	1	1	STREX					
00	1	0	0	LDA					
00	1	0	1	UNALLOCATED					
00	1	1	0	LDAEX					
00	1	1	1	LDREX					
01	0	0		UNALLOCATED					
01	0	1	0	STLEXD					
01	0	1	1	STREXD					
01	1	0		UNALLOCATED					
01	1	1	0	LDAEXD					
01	1	1	1	LDREXD					
10	0	0	0	STLB					
10	0	0	1	UNALLOCATED					
10	0	1	0	STLEXB					
10	0	1	1	STREXB					
10	1	0	0	LDAB					
10	1	0	1	UNALLOCATED					
10	1	1	0	LDAEXB					
10	1	1	1	LDREXB					
11	0	0	0	STLH					
11	0	0	1	UNALLOCATED					
11	0	1	0	STLEXH					
11	0	1	1	STREXH					
11	1	0	0	LDAH					
11	1	0	1	UNALLOCATED					
11	1	1	0	LDAEXH					
11	1	1	1	LDREXH					

Miscellaneous

These instructions are under <u>Data-processing and miscellaneous instructions</u>.

31 30 29 28	27 26 25 24 23	22 21 20	9 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
!= 1111	00010	op0 0	0 op1	

Decod op0	e fields op1	Instruction details
00	001	UNALLOCATED
00	010	UNALLOCATED
00	011	UNALLOCATED
00	110	UNALLOCATED

01	001	BX
01	010	ВХЈ
01	011	BLX (register)
01	110	UNALLOCATED
10	001	UNALLOCATED
10	010	UNALLOCATED
10	011	UNALLOCATED
10	110	UNALLOCATED
11	001	CLZ
11	010	UNALLOCATED
11	011	UNALLOCATED
11	110	ERET
	111	Exception Generation
	000	Move special register (register)
	100	Cyclic Redundancy Check
	101	Integer Saturating Arithmetic

Exception Generation

These instructions are under Miscellaneous.

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	0	1	0	орс	0						imr	n12)					0	1	1	1		imi	m4	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	HLT
01	BKPT
10	HVC
11	SMC

Move special register (register)

These instructions are under Miscellaneous.

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	0	1	0	орс	0		ma	sk			R	ld		(0)	(0)	В	m	0	0	0	0		R	n	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode opc	fields B	Instruction Details
x0	0	MRS
x0	1	MRS (Banked register)
x1	0	MSR (register)
x1	1	MSR (Banked register)

Cyclic Redundancy Check

These instructions are under Miscellaneous.

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	0	1	0	SZ	0		R	n			R	.d		(0)	(0)	С	(0)	0	1	0	0		Rı	n	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode	fields	Instruction Details
SZ	C	instruction Details
00	0	CRC32 — CRC32B
00	1	CRC32C — CRC32CB
01	0	CRC32 — CRC32H
01	1	CRC32C — CRC32CH
10	0	CRC32 — CRC32W
10	1	CRC32C — CRC32CW
11		CONSTRAINED UNPREDICTABLE

The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in *CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings*

Integer Saturating Arithmetic

These instructions are under Miscellaneous.

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	0	1	0	орс	0		R	n			R	ld		(0)	(0)	(0)	(0)	0	1	0	1		Rı	n	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	QADD
01	QSUB
10	QDADD
11	QDSUB

Halfword Multiply and Accumulate

These instructions are under <u>Data-processing</u> and <u>miscellaneous instructions</u>.

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	0	0	0	1	0	орс	0		R	.d			R	la			Rı	m		1	М	N	0		F	≀n	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Deco	ode fie	lds	Instruction Details
opc	\mathbf{M}	\mathbf{N}	instruction Details
00			SMLABB, SMLABT, SMLATB, SMLATT
01	0	0	SMLAWB, SMLAWT — SMLAWB
01	0	1	SMULWB, SMULWT — SMULWB

Deco	de fie	lds	Instruction Details
opc	\mathbf{M}	N	Instruction Details
01	1	0	SMLAWB, SMLAWT — SMLAWT
01	1	1	SMULWB, SMULWT — SMULWT
10			SMLALBB, SMLALBT, SMLALTB, SMLALTT
11			SMULBB, SMULBT, SMULTB, SMULTT

Data-processing register (immediate shift)

These instructions are under <u>Data-processing</u> and <u>miscellaneous instructions</u>.

31 30 29 28 27 26	25 24 23 22 21	20 19 18 17 16 15 14 13 12 11 10	8 7 6 5 4 3 2 1 0
!= 1111 000	op0	op1	0

The following constraints also apply to this encoding: op0:op1 != 100

_	Decodo op0	e fields op1	Instruction details
	0x		Integer Data Processing (three register, immediate shift)
	10	1	Integer Test and Compare (two register, immediate shift)
	11		Logical Arithmetic (three register, immediate shift)

Integer Data Processing (three register, immediate shift)

These instructions are under <u>Data-processing register (immediate shift)</u>.

31 30 29 28	27	26	25	24	23 2	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	0	0	0	0	0	рс	S		R	n			R	.d			ir	nm	5		sty	/pe	0		Rı	n	
cond																											

The following constraints also apply to this encoding: cond !=1111 && cond !=1111

D	ecod	e fields	Instruction Details
opc	S	Rn	Instruction Details
000			AND, ANDS (register)
001			EOR, EORS (register)
010	0	!= 1101	SUB, SUBS (register) — SUB
010	0	1101	SUB, SUBS (SP minus register) — SUB
010	1	!= 1101	SUB, SUBS (register) — SUBS
010	1	1101	SUB, SUBS (SP minus register) — SUBS
011			RSB, RSBS (register)
100	0	!= 1101	ADD, ADDS (register) — ADD
100	0	1101	ADD, ADDS (SP plus register) — ADD
100	1	!= 1101	ADD, ADDS (register) — ADDS
100	1	1101	ADD, ADDS (SP plus register) — ADDS
101			ADC, ADCS (register)
110			SBC, SBCS (register)
111			RSC, RSCS (register)

Integer Test and Compare (two register, immediate shift)

These instructions are under <u>Data-processing register (immediate shift)</u>.

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	0	1	0	орс	1		R	n		(0)	(0)	(0)	(0)		ir	nm	5		sty	/pe	0		Rı	n	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	TST (register)
01	TEQ (register)
10	CMP (register)
11	CMN (register)

Logical Arithmetic (three register, immediate shift)

These instructions are under <u>Data-processing register (immediate shift)</u>.

	31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	!= 1111	0	0	0	1	1	орс	S		R	ın			R	ld			ir	nm	5		sty	/pe	0		Rı	m	
Ī	cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	ORR, ORRS (register)
01	MOV, MOVS (register)
10	BIC, BICS (register)
11	MVN, MVNS (register)

Data-processing register (register shift)

These instructions are under <u>Data-processing and miscellaneous instructions</u>.

31 30 29 28	27 26 25	24 23 22 2	1 20 1	19 18 17	16 15 14 1	3 12 11 10	9 8	7 (6 5	4	3	2	1	0
!= 1111	000	op0	op1					0		1				

The following constraints also apply to this encoding: op0:op1 != 100

Decode	e fields	Instruction details
op0	op1	instruction details
0x		Integer Data Processing (three register, register shift)
10	1	Integer Test and Compare (two register, register shift)
11		Logical Arithmetic (three register, register shift)

Integer Data Processing (three register, register shift)

These instructions are under <u>Data-processing register (register shift)</u>.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	0	0		opc		S		R	ln			R	d			R	S		0	sty	γpe	1		Rı	n	
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decoue nerus	Instruction Details
opc	mstruction Details
000	AND, ANDS (register-shifted register)
001	EOR, EORS (register-shifted register)
010	SUB, SUBS (register-shifted register)
011	RSB, RSBS (register-shifted register)
100	ADD, ADDS (register-shifted register)
101	ADC, ADCS (register-shifted register)

Decode fields

110

111

Integer Test and Compare (two register, register shift)

These instructions are under <u>Data-processing register (register shift)</u>.

SBC, SBCS (register-shifted register)

RSC, RSCS (register-shifted register)

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	0	0	0	1	0	орс	1		R	n		(0)	(0)	(0)	(0)		R	S		0	sty	/pe	1		R	n	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	TST (register-shifted register)
01	TEQ (register-shifted register)
10	CMP (register-shifted register)
11	CMN (register-shifted register)

Logical Arithmetic (three register, register shift)

These instructions are under <u>Data-processing register (register shift)</u>.

31 30 29 28	27	26	25	24	23	22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	0	1	1	орс	S		R	n			R	d			R	S		0	sty	γре	1		R	m	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	ORR, ORRS (register-shifted register)
01	MOV, MOVS (register-shifted register)
10	BIC, BICS (register-shifted register)
11	MVN, MVNS (register-shifted register)

Data-processing immediate

These instructions are under <u>Data-processing and miscellaneous instructions</u>.

31 30 29 28	27 26 25	24 23 22	21 20	19 18	17 16	15 14	13	12	11 10	9	8	7	6	5	4	3	2	1	0
!= 1111	001	op0	op1																

Decode fields	Instruction details
op0 op1	mstruction details

0x		Integer Data Processing (two register and immediate)
10	00	Move Halfword (immediate)
10	10	Move Special Register and Hints (immediate)
10	x1	Integer Test and Compare (one register and immediate)
11		Logical Arithmetic (two register and immediate)

Integer Data Processing (two register and immediate)

These instructions are under <u>Data-processing immediate</u>.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	1	0		орс		S		R	ln			R	d							imn	n12	<u>-</u>				

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

D	ecod	e fields	Instruction Details
opc	S	Rn	mstruction Details
000			AND, ANDS (immediate)
001			EOR, EORS (immediate)
010	0	!= 11x1	SUB, SUBS (immediate) — SUB
010	0	1101	SUB, SUBS (SP minus immediate) — SUB
010	0	1111	ADR — A2
010	1	!= 1101	SUB, SUBS (immediate) — SUBS
010	1	1101	SUB, SUBS (SP minus immediate) — SUBS
011			RSB, RSBS (immediate)
100	0	!= 11x1	ADD, ADDS (immediate) — ADD
100	0	1101	ADD, ADDS (SP plus immediate) — ADD
100	0	1111	ADR — A1
100	1	!= 1101	ADD, ADDS (immediate) — ADDS
100	1	1101	ADD, ADDS (SP plus immediate) — ADDS
101			ADC, ADCS (immediate)
110			SBC, SBCS (immediate)
111			RSC, RSCS (immediate)

Move Halfword (immediate)

These instructions are under <u>Data-processing immediate</u>.

'= 1111 0 0 1 1 0 H 0 0 imm4 Rd imm12	3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	
: 1111 0 0 1 1 0 11 0 0 111111	0 H 0 0 imm4 Rd imm12	

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields H	Instruction Details
0	MOV, MOVS (immediate)
1	MOVT

Move Special Register and Hints (immediate)

These instructions are under **Data-processing immediate**.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	0	1	1	0	R	1	0		im	m4		(1)	(1)	(1)	(1)						imr	n12	2				

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Dec R:imm4	ode fields imm12	Instruction Details	Feature Architecture Version
!= 00000		MSR (immediate)	-
00000	xxxx00000000	NOP	-
00000	xxxx00000001	YIELD	-
00000	xxxx00000010	<u>WFE</u>	-
00000	xxxx00000011	<u>WFI</u>	-
00000	xxxx00000100	SEV	-
00000	xxxx00000101	SEVL	-
00000	xxxx0000011x	Reserved hint, behaves as NOP	-
00000	xxxx00001xxx	Reserved hint, behaves as NOP	-
00000	xxxx00010000	ESB	FEAT_RASArmv8.2
00000	xxxx00010001	Reserved hint, behaves as NOP	-
00000	xxxx00010010	TSB CSYNC	FEAT_TRFArmv8.4
00000	xxxx00010011	Reserved hint, behaves as NOP	-
00000	xxxx00010100	CSDB	-
00000	xxxx00010101	Reserved hint, behaves as NOP	-
00000	xxxx00011xxx	Reserved hint, behaves as NOP	-
00000	xxxx0001111x	Reserved hint, behaves as NOP	-
00000	xxxx001xxxxx	Reserved hint, behaves as NOP	-
00000	xxxx01xxxxxx	Reserved hint, behaves as NOP	-
00000	xxxx10xxxxxx	Reserved hint, behaves as NOP	-
00000	xxxx110xxxxx	Reserved hint, behaves as NOP	-
00000	xxxx1110xxxx	Reserved hint, behaves as NOP	-
00000	xxxx1111xxxx	DBG	-

Integer Test and Compare (one register and immediate)

These instructions are under <u>Data-processing immediate</u>.

31 30 29 28 27 26	25	24 23	22 21	20	19 18 17	16 15 14 13 12	11 10	9	8 7	7 6	5	4	3	2	1	0
!= 1111 0 0	1	1 0	орс	1	Rn	(0)(0)(0)(0)				imn	n12					

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	TST (immediate)
01	TEQ (immediate)
10	CMP (immediate)
11	CMN (immediate)

Logical Arithmetic (two register and immediate)

These instructions are under <u>Data-processing immediate</u>.

31 30 29 28	27 2	6 25	24	23	22 21	20	19 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0 0) 1	1	1	орс	S		Rn			R	.d							imn	n12	2				

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields opc	Instruction Details
00	ORR, ORRS (immediate)
01	MOV, MOVS (immediate)
10	BIC, BICS (immediate)
11	MVN, MVNS (immediate)

Load/Store Word, Unsigned Byte (immediate, literal)

31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
!= 1111 0 1 0	P U 02 W 01	Rn Rt	imm12

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

	Deco	de fiel	ds	Instruction Details
P:W	ο2	o1	Rn	Instruction Details
!= 01	0	1	1111	LDR (literal)
!= 01	1	1	1111	LDRB (literal)
00	0	0		STR (immediate) — post-indexed
00	0	1	!= 1111	LDR (immediate) — post-indexed
00	1	0		STRB (immediate) — post-indexed
00	1	1	!= 1111	LDRB (immediate) — post-indexed
01	0	0		STRT
01	0	1		LDRT
01	1	0		STRBT
01	1	1		LDRBT
10	0	0		STR (immediate) — offset
10	0	1	!= 1111	LDR (immediate) — offset
10	1	0		STRB (immediate) — offset
10	1	1	!= 1111	LDRB (immediate) — offset
11	0	0		STR (immediate) — pre-indexed
11	0	1	!= 1111	LDR (immediate) — pre-indexed
11	1	0		STRB (immediate) — pre-indexed
11	1	1	!= 1111	LDRB (immediate) — pre-indexed

Load/Store Word, Unsigned Byte (register)

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	Р	U	02	W	o1		R	ln			F	₹t			ir	nm	5		sty	рe	0		R	m	

cond

The following constraints also apply to this encoding: cond !=1111 && cond !=1111

]	Decod	e field	ls	Instruction Dataile
	P	ο2	\mathbf{W}	o1	Instruction Details
ſ	0	0	0	0	STR (register) — post-indexed

	Decod	e field	ls	Instruction Details
_ P	ο2	W	o1	Instruction Details
0	0	0	1	LDR (register) — post-indexed
0	0	1	0	STRT
0	0	1	1	LDRT
0	1	0	0	STRB (register) — post-indexed
0	1	0	1	LDRB (register) — post-indexed
0	1	1	0	STRBT
0	1	1	1	LDRBT
1	0		0	STR (register) — pre-indexed
1	0		1	LDR (register) — pre-indexed
1	1		0	STRB (register) — pre-indexed
1	1		1	LDRB (register) — pre-indexed

Media instructions

These instructions are under the top-level.

31	30 2	9 2	8 2	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!:	= 11	11		01	1			op0)															op1		1				

Decode op0	fields op1	Instruction details
00xxx		Parallel Arithmetic
01000	101	SEL
01000	001	UNALLOCATED
01000	xx0	РКНВТ, РКНТВ
01001	x01	UNALLOCATED
01001	xx0	UNALLOCATED
0110x	x01	UNALLOCATED
0110x	xx0	UNALLOCATED
01×10	001	Saturate 16-bit
01×10	101	UNALLOCATED
01×11	×01	Reverse Bit/Byte
01x1x	xx0	Saturate 32-bit
01xxx	111	UNALLOCATED
01xxx	011	Extend and Add
10xxx		Signed multiply, Divide
11000	000	<u>Unsigned Sum of Absolute Differences</u>
11000	100	UNALLOCATED
11001	×00	UNALLOCATED
1101x	×00	UNALLOCATED
110xx	111	UNALLOCATED
1110x	111	UNALLOCATED
1110x	×00	Bitfield Insert
11110	111	UNALLOCATED
11111	111	Permanently UNDEFINED
1111x	×00	UNALLOCATED
11x0x	×10	UNALLOCATED
11x1x	x10	Bitfield Extract

11xxx	011	UNALLOCATED
11xxx	x01	UNALLOCATED

Parallel Arithmetic

These instructions are under Media instructions.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	0	0	(op1			R	n			R	d		(1)	(1)	(1)	(1)	В	op)2	1		R	m	
cond																												

The following constraints also apply to this encoding: cond !=1111 && cond !=1111

Deco	ode fi B	elds op2	Instruction Details
000			UNALLOCATED
001	0	00	SADD16
001	0	01	SASX
001	0	10	SSAX
001	0	11	SSUB16
001	1	00	SADD8
001	1	01	UNALLOCATED
001	1	10	UNALLOCATED
001	1	11	SSUB8
010	0	00	QADD16
010	0	01	QASX
010	0	10	QSAX
010	0	11	QSUB16
010	1	00	QADD8
010	1	01	UNALLOCATED
010	1	10	UNALLOCATED
010	1	11	QSUB8
011	0	00	SHADD16
011	0	01	SHASX
011	0	10	SHSAX
011	0	11	SHSUB16
011	1	00	SHADD8
011	1	01	UNALLOCATED
011	1	10	UNALLOCATED
011	1	11	SHSUB8
100			UNALLOCATED
101	0	00	UADD16
101	0	01	UASX
101	0	10	USAX
101	0	11	USUB16
101	1	00	UADD8
101	1	01	UNALLOCATED
101	1	10	UNALLOCATED
101	1	11	USUB8
110	0	00	UQADD16

Dec	ode fi	elds	Instruction Details
op1	В	op2	Instruction Details
110	0	01	UQASX
110	0	10	UQSAX
110	0	11	UQSUB16
110	1	00	UQADD8
110	1	01	UNALLOCATED
110	1	10	UNALLOCATED
110	1	11	UQSUB8
111	0	00	UHADD16
111	0	01	UHASX
111	0	10	UHSAX
111	0	11	UHSUB16
111	1	00	UHADD8
111	1	01	UNALLOCATED
111	1	10	UNALLOCATED
111	1	11	UHSUB8

Saturate 16-bit

These instructions are under **Media instructions**.

31 30 29 28	27	26	25	24	23	22	21	20	19 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	0	1	U	1	0	sat	imr	n		Ro	t		(1)	(1)	(1)	(1)	0	0	1	1		R	n	
cond																											

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields U	Instruction Details
0	SSAT16
1	USAT16

Reverse Bit/Byte

These instructions are under Media instructions.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	0	1	o1	1	1	(1)	(1)	(1)	(1)		R	.d		(1)	(1)	(1)	(1)	02	0	1	1		Rı	n	
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode	e fields	Instruction Details
o1	ο2	instruction Details
0	0	REV
0	1	REV16
1	0	RBIT
1	1	REVSH

Saturate 32-bit

These instructions are under Media instructions.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	0	1	U	1		sa	t_in	٦m			R	d			ir	nm	5		sh	0	1		R	n	

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields U	Instruction Details
0	SSAT
1	USAT

Extend and Add

These instructions are under **Media instructions**.

_	31 30 29 28	27	26	25	24	23	22	21 20) :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	!= 1111	0	1	1	0	1	J	ор			R	n			R	d		rot	ate	(0)	(0)	0	1	1	1		R	n	
	cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

	Decod	le fields	Instruction Details
U_	op	Rn	mstruction Details
0	00	!= 1111	SXTAB16
0	00	1111	SXTB16
0	10	!= 1111	SXTAB
0	10	1111	SXTB
0	11	!= 1111	SXTAH
0	11	1111	SXTH
1	00	!= 1111	UXTAB16
1	00	1111	UXTB16
1	10	!= 1111	UXTAB
1	10	1111	UXTB
1	11	!= 1111	UXTAH
1	11	1111	UXTH

Signed multiply, Divide

These instructions are under <u>Media instructions</u>.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	1	0		op1			R	d			R	la			Rı	n			op2		1		R	n	
cond																												

The following constraints also apply to this encoding: cond !=1111 && cond !=1111

	Decode fiel	ds	Instruction Details
op1	Ra	op2	instruction Details
000	!= 1111	000	SMLAD, SMLADX — SMLAD
000	!= 1111	001	SMLAD, SMLADX — SMLADX
000	!= 1111	010	SMLSD, SMLSDX — SMLSD
000	!= 1111	011	SMLSD, SMLSDX — SMLSDX
000		1xx	UNALLOCATED
000	1111	000	SMUAD, SMUADX — SMUAD

	Decode fiel	ds	Instruction Details
op1	Ra	op2	Instruction Details
000	1111	001	SMUAD, SMUADX — SMUADX
000	1111	010	SMUSD, SMUSDX — SMUSD
000	1111	011	SMUSD, SMUSDX — SMUSDX
001		000	SDIV
001		!= 000	UNALLOCATED
010			UNALLOCATED
011		000	UDIV
011		!= 000	UNALLOCATED
100		000	SMLALD, SMLALDX — SMLALD
100		001	SMLALD, SMLALDX — SMLALDX
100		010	SMLSLD, SMLSLDX — SMLSLD
100		011	SMLSLD, SMLSLDX — SMLSLDX
100		1xx	UNALLOCATED
101	!= 1111	000	SMMLA, SMMLAR — SMMLA
101	!= 1111	001	SMMLA, SMMLAR — SMMLAR
101		01x	UNALLOCATED
101		10x	UNALLOCATED
101		110	SMMLS, SMMLSR — SMMLS
101		111	SMMLS, SMMLSR — SMMLSR
101	1111	000	SMMUL, SMMULR — SMMUL
101	1111	001	SMMUL, SMMULR — SMMULR
11x			UNALLOCATED

Unsigned Sum of Absolute Differences

These instructions are under Media instructions.

31 30 29 2	8 27	26	25	24	23	22	21	20	19	18 1	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
!= 1111	0	1	1	1	1	0	0	0		Rd	ł			Ra	ì			Rr	n		0	0	0	1		Rı	า	
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields Ra	Instruction Details
!= 1111	USADA8
1111	USAD8

Bitfield Insert

These instructions are under Media instructions.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	1	1	1	0		r	msk)			R	ld				lsb			0	0	1		R	n	
cond																												

The following constraints also apply to this encoding: cond !=1111 && cond !=1111

Decode fields Rn	Instruction Details
!= 1111	BFI

Decode R	e fields n	Instruction Details
11	11	BFC

Permanently UNDEFINED

These instructions are under Media instructions.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	1	1	1	1	1						imr	n12	<u>-</u>					1	1	1	1		im	m4	
cond																												

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields cond	Instruction Details
0xxx	UNALLOCATED
10xx	UNALLOCATED
110x	UNALLOCATED
1110	UDF

Bitfield Extract

These instructions are under Media instructions.

31 30 29 2	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	0	1	1	1	1	U	1		wic	dthi	m1			R	d				lsb			1	0	1		R	n	
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields U	Instruction Details
0	SBFX
1	UBFX

Branch, branch with link, and block data transfer

These instructions are under the top-level.

31 30 29 28	27 26 25	24 23	22 21	20 19	18 17	16 15	14 13	3 12	11	10	9 8	3 7	6	5	4	3	2	1	0
cond	10 op(0																	

ресоде п	eias	Instruction details
cond	op0	instruction details
1111	0	Exception Save/Restore
!= 1111	0	Load/Store Multiple
	1	Branch (immediate)

Exception Save/Restore

These instructions are under Branch, branch with link, and block data transfer.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	Р	U	S	W	L		R	ln							ор							n	nod	e	

Decode fields	I., .t.,
DICI	Instruction Details

		0	0	UNALLOCATED
0	0	0	1	RFE, RFEDA, RFEDB, RFEIA, RFEIB — Decrement After
0	0	1	0	SRS, SRSDA, SRSDB, SRSIA, SRSIB — Decrement After
0	1	0	1	RFE, RFEDA, RFEDB, RFEIA, RFEIB — Increment After
0	1	1	0	SRS, SRSDA, SRSDB, SRSIA, SRSIB — Increment After
1	0	0	1	RFE, RFEDA, RFEDB, RFEIA, RFEIB — Decrement Before
1	0	1	0	SRS, SRSDA, SRSDB, SRSIA, SRSIB — Decrement Before
		1	1	UNALLOCATED
1	1	0	1	RFE, RFEDA, RFEDB, RFEIA, RFEIB — Increment Before
1	1	1	0	SRS, SRSDA, SRSDB, SRSIA, SRSIB — Increment Before

Load/Store Multiple

These instructions are under Branch, branch with link, and block data transfer.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	0	0	Ρ	כ	ор	W	Ш		R	ın								reg	gist	er_l	list						
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

			Dece	ode fields	Instruction Details
P	U	op	L	register_list	Instruction Details
0	0	0	0		STMDA, STMED
0	0	0	1		LDMDA, LDMFA
0	1	0	0		STM, STMIA, STMEA
0	1	0	1		LDM, LDMIA, LDMFD
		1	0		STM (User registers)
1	0	0	0		STMDB, STMFD
1	0	0	1		LDMDB, LDMEA
		1	1	0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	LDM (User registers)
1	1	0	0		STMIB, STMFA
1	1	0	1		LDMIB, LDMED
		1	1	1xxxxxxxxxxxxxxx	LDM (exception return)

Branch (immediate)

These instructions are under Branch, branch with link, and block data transfer.

31 30 29 28	27 26	25	24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond	1 0	1	Н											imr	n24	1										

Decode fie cond	lds H	Instruction Details
!= 1111	0	В
!= 1111	1	BL, BLX (immediate) — A1
1111		BL, BLX (immediate) — A2

System register access, Advanced SIMD, floating-point, and Supervisor call

These instructions are under the top-level.

31 30 29 28	27 26	25 24	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond	11	op0												op	1						op2				

1	Decode fields			Instruction details
cond	op0	op1	op2	instruction details
	0x	0x		UNALLOCATED
	10	0x		UNALLOCATED
	11			Supervisor call
1111	!= 11	1x		Unconditional Advanced SIMD and floating-point instructions
!= 1111	0x	1x		Advanced SIMD and System register load/store and 64-bit move
!= 1111	10	1x	1	Advanced SIMD and System register 32-bit move
!= 1111	10	10	0	Floating-point data-processing
!= 1111	!= 1111 10 11 0			UNALLOCATED

Supervisor call

These instructions are under <u>System register access</u>, <u>Advanced SIMD</u>, <u>floating-point</u>, <u>and Supervisor call</u>.

31 30 29 28	27 26 25 24	23 22 21 2	20 19 18 17	16 15 14 13	12 11 10 9	8 7 6 5	4 3 2 1 0
cond	1111						

Decode fields cond	Instruction details
1111	UNALLOCATED
!= 1111	SVC

Unconditional Advanced SIMD and floating-point instructions

These instructions are under System register access, Advanced SIMD, floating-point, and Supervisor call.

3	30 29	28 2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	111	1111			opC)				O	o1							1	op2	ор	S		op4		op5				

The following constraints also apply to this encoding: op0<2:1> !=11

	Decode fields					Instruction details
$\mathbf{p0}$	op1	op2	op3	op4	op5	instruction details
0xx			0x			Advanced SIMD three registers of the same length extension
100		0	!= 00	0	0	VSELEQ, VSELGE, VSELGT, VSELVS
101	00xxxx	0	! = 00		0	Floating-point minNum/maxNum
101	110000	0	! = 00	1	0	Floating-point extraction and insertion
101	111xxx	0	! = 00	1	0	Floating-point directed convert to integer
10×		0	00			Advanced SIMD and floating-point multiply with accumulate
10x		1	0x			Advanced SIMD and floating-point dot product

Advanced SIMD three registers of the same length extension

These instructions are under <u>Unconditional Advanced SIMD and floating-point instructions</u>.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1	1	1	1	1	1	0	Or	o1	D	01	p2		V	'n			V	'd		1	Ego	0	op4	Z	0	М	U		V	m	

op1	op2	ecode f op3	ields op4	Q	U	Instruction Details	Feature <mark>Architecture</mark> Version
x1	0x	0	0	0	0	VCADD — 64-bit SIMD vector	FEAT FCMAArmv8.3
x1	0×	0	0	0	1	UNALLOCATED	-
x1	0x	0	0	1	0	VCADD — 128-bit SIMD vector	FEAT_FCMAArmv8.3
x1	0x	0	0	1	1	UNALLOCATED	-
00	0x	0	0			UNALLOCATED	-
00	0x	0	1			UNALLOCATED	-
00	00	1	0	0	0	UNALLOCATED	-
00	00	1	0	0	1	UNALLOCATED	-
00	00	1	0	1	0	VMMLA	FEAT_AA32BF16Armv8.6
00	00	1	0	1	1	UNALLOCATED	-
00	00	1	1	0	0	VDOT (vector) — 64-bit SIMD vector	FEAT_AA32BF16Armv8.6
00	00	1	1	0	1	UNALLOCATED	-
00	00	1	1	1	0	VDOT (vector) — 128-bit SIMD vector	FEAT_AA32BF16Armv8.6
00	00	1	1	1	1	UNALLOCATED	-
00	01	1	0			UNALLOCATED	-
00	01	1	1			UNALLOCATED	-
00	10	0	0		1	VFMAL (vector)	FEAT_FHMArmv8.2
00	10	0	1			UNALLOCATED	-
00	10	1	0	0		UNALLOCATED	-
00	10	1	0	1	0	VSMMLA	FEAT_AA32I8MMArmv8.6
00	10	1	0	1	1	VUMMLA	FEAT_AA32I8MMArmv8.6
00	10	1	1	0	0	VSDOT (vector) — 64-bit SIMD vector	FEAT_DotProdArmv8.2
00	10	1	1	0	1	VUDOT (vector) — 64-bit SIMD vector	FEAT_DotProdArmv8.2
00	10	1	1	1	0	VSDOT (vector) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
00	10	1	1	1	1	VUDOT (vector) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
00	11	0	0		1	VFMAB, VFMAT (BFloat16, vector)	FEAT_AA32BF16Armv8.6
00	11	0	1			UNALLOCATED	-
00	11	1	0			UNALLOCATED	-
00	11	1	1			UNALLOCATED	-
01	10	0	0		1	VFMSL (vector)	FEAT_FHMArmv8.2
01	10	0	1			UNALLOCATED	-
01	10	1	0	0		UNALLOCATED	-
01	10	1	0	1	0	VUSMMLA	FEAT_AA32I8MMArmv8.6
01	10	1	0	1	1	UNALLOCATED	-
01	10	1	1	0	0	VUSDOT (vector) — 64-bit SIMD vector	FEAT_AA32I8MMArmv8.6
01	10	1	1		1	UNALLOCATED	-
01	10	1	1	1	0	VUSDOT (vector) — 128-bit SIMD vector	FEAT_AA32I8MMArmv8.6
01	11	0	1			UNALLOCATED	-
01	11	1	0			UNALLOCATED	-
01	11	1	1			UNALLOCATED	-
	1x	0	0		0	VCMLA	FEAT_FCMAArmv8.3
10	11	0	1			UNALLOCATED	-
10	11	1	0			UNALLOCATED	-

	D	ecode f	ields			Instruction Details	Feature Architecture
op1	op2	op3	op4	Q	\mathbf{U}	Instruction Details	Version
10	11	1	1			UNALLOCATED	-
11	11	0	1			UNALLOCATED	-
11	11	1	0			UNALLOCATED	-
11	11	1	1			UNALLOCATED	-

Floating-point minNum/maxNum

These instructions are under <u>Unconditional Advanced SIMD and floating-point instructions</u>.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	1	ם	0	0		٧	'n			٧	′d		1	0	!=	00	N	ор	М	0		٧	m	
•																															

size

The following constraints also apply to this encoding: size != 00 && size != 00

Decode fields op	Instruction Details
0	<u>VMAXNM</u>
1	VMINNM

Floating-point extraction and insertion

These instructions are under <u>Unconditional Advanced SIMD and floating-point instructions</u>.

																 14 13	 		-	_	-	-	_	-	_	_	_	-
1	1	1	1	1	1	1	0	1	Δ	1	1	0	0	0	0	Vd	1	0	!=	00	ор	1	М	0		V	m	

size

The following constraints also apply to this encoding: size != 00 && size != 00

Decode	fields	Instruction Details	Feature Architecture Version
size	op	instruction Details	reature Architecture version
01		UNALLOCATED	-
10	0	VMOVX	FEAT_FP16Armv8.2
10	1	VINS	FEAT_FP16Armv8.2
11		UNALLOCATED	-

Floating-point directed convert to integer

These instructions are under <u>Unconditional Advanced SIMD and floating-point instructions</u>.

1 1 1 1 1 1 0 1 D 1 1 1 ol RM Vd 1 0 != 00 op 1 M 0 Vm	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 16	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	0	1	Δ	1	1	1	01	RM		Vd		1	0	!=	00	ор	1	М	0		V	m	

size

The following constraints also apply to this encoding: size != 00 && size != 00

	Deco	de fields		Instruction Details
о1	\mathbf{RM}	size	op	instruction Details
0		!= 00	1	UNALLOCATED
0	00		0	VRINTA (floating-point)
0	01		0	VRINTN (floating-point)
0	10		0	VRINTP (floating-point)

_		de fields		Instruction Details
<u> 01</u>	RM	size	op	
0	11		0	VRINTM (floating-point)
1	00			VCVTA (floating-point)
1	01			VCVTN (floating-point)
1	10			VCVTP (floating-point)
1	11			VCVTM (floating-point)

Advanced SIMD and floating-point multiply with accumulate

These instructions are under <u>Unconditional Advanced SIMD and floating-point instructions</u>.

_		_							23												_					_			
	L	1	1	1	1	1	1	0	op1	D	op	ງ2	V	'n		٧	′d	1	0	0	0	Ν	Q	Μ	С		V	m	

	ecode f op2	ields Q	U	Instruction Details	Feature <mark>Architecture</mark> Version
0			0	VCMLA (by element) — 128-bit SIMD vector of half- precision floating-point	FEAT_FCMAArmv8.3
0	00		1	VFMAL (by scalar)	FEAT_FHMArmv8.2
0	01		1	VFMSL (by scalar)	FEAT_FHMArmv8.2
0	10		1	UNALLOCATED	-
0	11		1	VFMAB, VFMAT (BFloat16, by scalar)	FEAT_AA32BF16Armv8.6
1		0	0	VCMLA (by element) — 64-bit SIMD vector of single-precision floating-point	FEAT_FCMAArmv8.3
1			1	UNALLOCATED	-
1		1	0	VCMLA (by element) — 128-bit SIMD vector of single- precision floating-point	FEAT_FCMAArmv8.3

Advanced SIMD and floating-point dot product

These instructions are under <u>Unconditional Advanced SIMD and floating-point instructions</u>.

3	1 3	30 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1	1	0	op1	D	or	<u> </u>		V	n/n			V	′d		1	1	0	op4	Ν	Q	М	U		Vı	m	

_		de field	_		Instruction Details	Feature <mark>Architecture</mark>
op1	op2	op4	Q	U	Inou double botting	Version
0	00	0			UNALLOCATED	-
0	00	1	0	0	VDOT (by element) — 64-bit SIMD vector	FEAT_AA32BF16 <mark>Armv8.6</mark>
0	00	1		1	UNALLOCATED	-
0	00	1	1	0	VDOT (by element) — 128-bit SIMD vector	FEAT_AA32BF16Armv8.6
0	01	0			UNALLOCATED	-
0	10	0			UNALLOCATED	-
0	10	1	0	0	VSDOT (by element) — 64-bit SIMD vector	FEAT_DotProd <mark>Armv8.2</mark>
0	10	1	0	1	VUDOT (by element) — 64-bit SIMD vector	FEAT_DotProd <mark>Armv8.2</mark>
0	10	1	1	0	VSDOT (by element) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
0	10	1	1	1	VUDOT (by element) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
0	11				UNALLOCATED	-
1		0			UNALLOCATED	-
1	00	1	0	0	VUSDOT (by element) — 64-bit SIMD vector	FEAT_AA32I8MMArmv8.6
1	00	1	0	1	VSUDOT (by element) — 64-bit SIMD vector	FEAT_AA32I8MMArmv8.6
1	00	1	1	0	VUSDOT (by element) — 128-bit SIMD vector	FEAT_AA32I8MMArmv8.6

	Deco	de field	s		Instruction Details	Feature Architecture
op1	op2	op4	Q	U	instruction Details	Version
1	00	1	1	1	VSUDOT (by element) — 128-bit SIMD vector	FEAT_AA32I8MMArmv8.6
1	01	1			UNALLOCATED	-
1	1x	1			UNALLOCATED	-

Advanced SIMD and System register load/store and 64-bit move

These instructions are under System register access, Advanced SIMD, floating-point, and Supervisor call.

31 30 29 28	27 26 25	24 23 22 21	20 19	18 17	16 15	14 13	12 1	1 10	9 8	7	6	5	4	3	2	1	0_
!= 1111	110	op0					1	op:	1								

Decode fi op0	elds op1	Instruction details
00×0	0x	Advanced SIMD and floating-point 64-bit move
00×0	11	System register 64-bit move
!= 00x0	0x	Advanced SIMD and floating-point load/store
!= 00x0	11	System register load/store
	10	UNALLOCATED

Advanced SIMD and floating-point 64-bit move

These instructions are under Advanced SIMD and System register load/store and 64-bit move.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	0	0	0	D	0	ор		R	t2			P	₹t		1	0	si	ze	ор	c2	М	о3		٧	m	
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

	D	ecode f	ields		Instruction Details
D	op	size	opc2	о3	Instruction Details
0					UNALLOCATED
1				0	UNALLOCATED
1		0x	00	1	UNALLOCATED
1			01		UNALLOCATED
1	0	10	00	1	VMOV (between two general-purpose registers and two single-precision registers) — from general-purpose registers
1	0	11	00	1	VMOV (between two general-purpose registers and a doubleword floating- point register) — from general-purpose registers
1			1x		UNALLOCATED
1	1	10	00	1	VMOV (between two general-purpose registers and two single-precision registers) — to general-purpose registers
1	1	11	00	1	VMOV (between two general-purpose registers and a doubleword floating- point register) — to general-purpose registers

System register 64-bit move

These instructions are under Advanced SIMD and System register load/store and 64-bit move.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_0_
!= 1111	1	1	0	0	0	D	0	L		Rt	t2			P	₹t		1	1	1	cp15		ор	c1			CF	lm	

cond

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

	Decode D	e fields L	Instruction Details
	0		UNALLOCATED
	1	0	MCRR
Γ	1	1	MRRC

Advanced SIMD and floating-point load/store

These instructions are under Advanced SIMD and System register load/store and 64-bit move.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	0	Р	U	D	W	Г		R	n			V	ď		1	0	siz	ze				im	m8			

cond

The following constraints also apply to this encoding: cond != 1111 && P:U:D:W != 00x0 && cond != 1111

				Decode field	s		Instruction Details
P	U	W	L	Rn	size	imm8	Instruction Details
0	0	1					UNALLOCATED
0	1				0×		UNALLOCATED
0	1		0		10		VSTM, VSTMDB, VSTMIA
0	1		0		11	xxxxxxx0	VSTM, VSTMDB, VSTMIA
0	1		0		11	xxxxxxx1	FSTMDBX, FSTMIAX — Increment After
0	1		1		10		VLDM, VLDMDB, VLDMIA
0	1		1		11	xxxxxxx0	VLDM, VLDMDB, VLDMIA
0	1		1		11	xxxxxxx1	FLDM*X (FLDMDBX, FLDMIAX) — Increment After
1		0	0				VSTR
1		0	1	!= 1111			VLDR (immediate)
1	0	1			0×		UNALLOCATED
1	0	1	0		10		VSTM, VSTMDB, VSTMIA
1	0	1	0		11	xxxxxxx0	VSTM, VSTMDB, VSTMIA
1	0	1	0		11	xxxxxxx1	FSTMDBX, FSTMIAX — Decrement Before
1	0	1	1		10		VLDM, VLDMDB, VLDMIA
1	0	1	1		11	xxxxxxx0	VLDM, VLDMDB, VLDMIA
1	0	1	1		11	xxxxxxx1	FLDM*X (FLDMDBX, FLDMIAX) — Decrement Before
1		0	1	1111			VLDR (literal)
1	1	1					UNALLOCATED

System register load/store

These instructions are under Advanced SIMD and System register load/store and 64-bit move.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	0	Р	J	D	W	L		R	n			CI	₹d		1	1	1	cp15				im	m8			
cond																												

The following constraints also apply to this encoding: cond != 1111 && P:U:D:W != 00x0 && cond != 1111

			Decode fields	3		Instruction Details
P:U:W	D	L	Rn	CRd	cp15	instruction Details
!= 000	0			!= 0101	0	UNALLOCATED

			Decode fields	;		Instruction Details
P:U:W	D	L	Rn	CRd	cp15	Instruction Details
!= 000	0	1	1111	0101	0	LDC (literal)
!= 000					1	UNALLOCATED
!= 000	1			0101	0	UNALLOCATED
0x1	0	0		0101	0	STC — post-indexed
0x1	0	1	!= 1111	0101	0	LDC (immediate) — post-indexed
010	0	0		0101	0	STC — unindexed
010	0	1	!= 1111	0101	0	LDC (immediate) — unindexed
1x0	0	0		0101	0	STC — offset
1x0	0	1	!= 1111	0101	0	LDC (immediate) — offset
1x1	0	0		0101	0	STC — pre-indexed
1x1	0	1	!= 1111	0101	0	LDC (immediate) — pre-indexed

Advanced SIMD and System register 32-bit move

These instructions are under System register access, Advanced SIMD, floating-point, and Supervisor call.

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16 15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
!= 1111 1110	op0		1 op1	1	

Decode op0	e fields op1	Instruction details	Architecture version
000	000	UNALLOCATED	-
000	001	VMOV (between general-purpose register and half-precision)	FEAT_FP16Armv8.2
000	010	VMOV (between general-purpose register and single-precision)	-
001	010	UNALLOCATED	-
01x	010	UNALLOCATED	-
10x	010	UNALLOCATED	-
110	010	UNALLOCATED	-
111	010	Floating-point move special register	-
	011	Advanced SIMD 8/16/32-bit element move/duplicate	-
	10x	UNALLOCATED	-
	11x	System register 32-bit move	-

Floating-point move special register

These instructions are under <u>Advanced SIMD and System register 32-bit move</u>.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	1	1	L		re	g			P	ιt		1	0	1	0	(0)	(0)	(0)	1	(0)	(0)	(0)	(0)
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields L	Instruction Details
0	VMSR
1	VMRS

Advanced SIMD 8/16/32-bit element move/duplicate

These instructions are under <u>Advanced SIMD and System register 32-bit move</u>.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	(pc.	1	L		٧	'n			P	₹t		1	0	1	1	N	ор	c2	1	(0)	(0)	(0)	(0)
cond																												

The following constraints also apply to this encoding: cond !=1111 && cond !=1111

	Dece	ode fi	ields	Instruction Details
_	opc1	L	opc2	instruction Details
	0xx	0		VMOV (general-purpose register to scalar)
		1		VMOV (scalar to general-purpose register)
	1xx	0	0x	VDUP (general-purpose register)
	1xx	0	1x	UNALLOCATED

System register 32-bit move

These instructions are under <u>Advanced SIMD and System register 32-bit move</u>.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	(pc:	1	L		CF	₹n			F	₹t		1	1	1	cp15	(pc2	2	1		CF	lm	
cond																												

The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields L	Instruction Details
0	MCR
1	MRC

Floating-point data-processing

These instructions are under System register access, Advanced SIMD, floating-point, and Supervisor call.

31 30 29 28 27	7 26 25 24	23 22 21 20	19 18 17 16 15 14 13 12	11 10 9 8 7	6 5 4	3 2 1 0
!= 1111	1110	op0		10	op1 0	

Decoue II	eius	Instruction details
op0	op1	instruction details
1x11	1	Floating-point data-processing (two registers)
1x11	0	Floating-point move immediate
!= 1x11		Floating-point data-processing (three registers)

Floating-point data-processing (two registers)

These instructions are under Floating-point data-processing.

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 1111	1	1	1	0	1	D	1	1	ο1	0	opc2	2		٧	′d		1	0	siz	ze	о3	1	М	0		٧	m	
cond																												


The following constraints also apply to this encoding: cond != 1111 && cond != 1111

	Decode	fields		Instruction Details	Feature Architecture
o1	opc2	size	о3	instruction Details	Version
		00		UNALLOCATED	-
0	000	01	0	UNALLOCATED	-
0	000		1	VABS	-

о1	Decode opc2	fields size	о3	Instruction Details	Feature <mark>Architecture</mark> Version					
0	000	10	0	VMOV (register) — single-precision scalar	- Version					
0	000	11	0	VMOV (register) — double-precision scalar	-					
0	001		0	VNEG	-					
0	001		1	VSQRT	-					
0	010		0	VCVTB — half-precision to double-precision	-					
0	010	01		UNALLOCATED	-					
0	010		1	VCVTT — half-precision to double-precision	-					
0	011	01	0	VCVTB (BFloat16)	FEAT_AA32BF16Armv8.6					
0	011	01	1	VCVTT (BFloat16)	FEAT_AA32BF16Armv8.6					
0	011	10	0	VCVTB — single-precision to half-precision	-					
0	011	10	1	VCVTT — single-precision to half-precision	-					
0	011	11	0	VCVTB — double-precision to half-precision	-					
0	011	11	1	VCVTT — double-precision to half-precision	-					
0	100		0	$\underline{\text{VCMP}} - \underline{\text{A1}}$	-					
0	100		1	$\frac{\text{VCMPE}}{\text{A1}}$	-					
0	101		0	VCMP - A2	-					
0	101		1	VCMPE — A2	-					
0	110		0	VRINTR	-					
0	110		1	VRINTZ (floating-point)	-					
0	111		0	VRINTX (floating-point)	-					
0	111	01	1	UNALLOCATED	-					
0	111	10	1	VCVT (between double-precision and single-precision) — single-precision to double-precision	-					
0	111	11	1	VCVT (between double-precision and single-precision) — double-precision to single-precision	-					
1	000			VCVT (integer to floating-point, floating-point)	-					
1	001	01		UNALLOCATED	-					
1	001	10		UNALLOCATED	-					
1	001	11	0	UNALLOCATED	-					
1	001	11	1	VJCVT	FEAT_JSCVTArmv8.3					
1	01x			VCVT (between floating-point and fixed-point, floating-point)	-					
1	100		0	VCVTR	-					
1	100		1	VCVT (floating-point to integer, floating-point)	-					
1	101		0	VCVTR	-					
1	101		1	VCVT (floating-point to integer, floating-point)	-					
1	11x			VCVT (between floating-point and fixed-point, floating-point)	-					

Floating-point move immediate

These instructions are under Floating-point data-processing.



The following constraints also apply to this encoding: cond != 1111 && cond != 1111

Decode fields size	Instruction Details	Feature Architecture Version
00	UNALLOCATED	-
01	VMOV (immediate) — half-precision scalar	FEAT_FP16Armv8.2
10	VMOV (immediate) — single-precision scalar	-
11	VMOV (immediate) — double-precision scalar	-

Floating-point data-processing (three registers)

These instructions are under <u>Floating-point data-processing</u>.

31 30 2	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
!= 11	11	1	1	1	0	00	D	0	1		٧	'n			٧	'd		1	0	siz	ze	N	02	Μ	0		V	n	
cond	k																												

The following constraints also apply to this encoding: cond !=1111 && o0:D:o1 !=1x11 && cond !=1111

Deco o0:o1	de fields size	6 02	Instruction Details						
!= 111	00		UNALLOCATED						
000		0	VMLA (floating-point)						
000		1	VMLS (floating-point)						
001		0	VNMLS						
001		1	VNMLA						
010		0	VMUL (floating-point)						
010		1	VNMUL						
011		0	VADD (floating-point)						
011		1	VSUB (floating-point)						
100		0	VDIV						
101		0	VFNMS						
101		1	VFNMA						
110		0	VFMA						
110		1	VFMS						

Unconditional instructions

These instructions are under the top-level.

31 30 29 28 27	26 25 24	23 22 21 20	19 18 17	⁷ 16 15 14	13 12	11 10	9 8	7 (6 5	4	3	2	1	0
11110	op0	op:	1											

Decodo op0	e fields op1	Instruction details
00x		Miscellaneous
01x		Advanced SIMD data-processing
1xx	1	Memory hints and barriers
100	0	Advanced SIMD element or structure load/store
101	0	UNALLOCATED
11x	0	UNALLOCATED

Miscellaneous

These instructions are under <u>Unconditional instructions</u>.

31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
1111000	0qo		op1	

Decode op0	fields op1	Instruction details	Architecture version
0xxxx		UNALLOCATED	-
10000	xx0x	<u>Change Process State</u>	-
10001	1000	UNALLOCATED	-
10001	×100	UNALLOCATED	-
10001	xx01	UNALLOCATED	-
10001	0000	SETPAN	FEAT_PANArmv8.1
1000x	0111	UNALLOCATED	-
10010	0111	CONSTRAINED UNPREDICTABLE	-
10011	0111	UNALLOCATED	-
1001x	xx0x	UNALLOCATED	-
100xx	0011	UNALLOCATED	-
100xx	0×10	UNALLOCATED	-
100xx	1x1x	UNALLOCATED	-
101xx		UNALLOCATED	-
11xxx		UNALLOCATED	-

The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in *CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings*

Change Process State

These instructions are under Miscellaneous.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1	0	0	0	0	im	od	М	ор	(0)	(0)	(0)	(0)	(0)	(0)	Ε	Α	П	F	0		n	nod	e	

imod	M M	ecode op	field I	ls F	mode	Instruction Details
		1	0	0	0xxxx	SETEND
		0				CPS, CPSID, CPSIE
		1	0	0	1xxxx	UNALLOCATED
		1	0	1		UNALLOCATED
		1	1			UNALLOCATED

Advanced SIMD data-processing

These instructions are under <u>Unconditional instructions</u>.

31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
1111001	op0	op1

Decodo op0	e fields op1	Instruction details
0		Advanced SIMD three registers of the same length
1	0	Advanced SIMD two registers, or three registers of different lengths

I Advanced SIMD shifts and immediate generation	1	1	Advanced SIMD shifts and immediate generation
---	---	---	---

Advanced SIMD three registers of the same length

These instructions are under Advanced SIMD data-processing.

31	30	29	28	27	26	25	24	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	U	0	D	size		V	n			V	′d			op	С		N	Q	М	01		Vı	m	\Box

U	Dec size	code field	ds Q	о1	Instruction Details	Feature Architecture Version
0	0x	1100	V	1	VFMA	
0	0x	1101		0	VADD (floating-point)	-
0	0x	1101		1	VMLA (floating-point)	_
0	0x	1110		0	VCEQ (register) — A2	-
0	0x	1111		0	VMAX (floating-point)	_
0	0x	1111		1	VRECPS	-
	<u> </u>	0000		0	VHADD	_
0	00	0001		1	VAND (register)	_
		0000		1	VQADD	-
		0001		0	VRHADD	1-
0	00	1100		0	SHA1C	-
		0010		0	VHSUB	-
0	01	0001		1	VBIC (register)	-
		0010		1	VQSUB	-
		0011		0	VCGT (register) — A1	-
		0011		1	VCGE (register) — A1	-
0	01	1100		0	SHA1P	-
0	1x	1100		1	VFMS	-
0	1x	1101		0	VSUB (floating-point)	-
0	1x	1101		1	VMLS (floating-point)	-
0	1x	1110		0	UNALLOCATED	-
0	1x	1111		0	VMIN (floating-point)	-
0	1x	1111		1	VRSQRTS	-
		0100		0	VSHL (register)	-
0		1000		0	VADD (integer)	-
0	10	0001		1	VORR (register)	-
0		1000		1	VTST	-
		0100		1	VQSHL (register)	-
0		1001		0	VMLA (integer)	-
		0101		0	VRSHL	-
		0101		1	VQRSHL	-
0		1011		0	VQDMULH	-
0	10	1100		0	SHA1M	-
0		1011		1	VPADD (integer)	-
		0110		0	VMAX (integer)	-
0	11	0001		1	VORN (register)	-
		0110		1	VMIN (integer)	-
		0111		0	VABD (integer)	-
		0111		1	VABA	-

	Dec	code field			Instruction Details	Feature Architecture Version
U	size	opc	Q	o1		reature version
0	11	1100		0	SHA1SU0	-
1	0×	1101		0	VPADD (floating-point)	-
1	0×	1101		1	VMUL (floating-point)	-
1	0x	1110		0	$\underline{\text{VCGE (register)}} - \underline{\text{A2}}$	-
1	0×	1110		1	VACGE	-
1	0x	1111	0	0	VPMAX (floating-point)	-
1	0×	1111		1	<u>VMAXNM</u>	-
1	00	0001		1	VEOR	-
		1001		1	VMUL (integer and polynomial)	-
1	00	1100		0	SHA256H	-
		1010	0	0	VPMAX (integer)	-
1	01	0001		1	VBSL	-
		1010	0	1	VPMIN (integer)	-
		1010	1		UNALLOCATED	-
1	01	1100		0	SHA256H2	-
1	1x	1101		0	VABD (floating-point)	-
1	1x	1110		0	VCGT (register) — A2	-
1	1x	1110		1	VACGT	-
1	1x	1111	0	0	VPMIN (floating-point)	-
1	1x	1111		1	<u>VMINNM</u>	-
1		1000		0	VSUB (integer)	-
1	10	0001		1	VBIT	-
1		1000		1	VCEQ (register) — A1	-
1		1001		0	VMLS (integer)	-
1		1011		0	VQRDMULH	-
1	10	1100		0	SHA256SU1	-
1		1011		1	VQRDMLAH	FEAT_RDMArmv8.1
1	11	0001		1	VBIF	-
1		1100		1	VQRDMLSH	FEAT_RDMArmv8.1
1		1111	1	0	UNALLOCATED	-

Advanced SIMD two registers, or three registers of different lengths

These instructions are under Advanced SIMD data-processing.

31 30 29 28 27 26 25 24	23 22 21 2	20 19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
1111001 op0	1 op:	p1 o	p2 op3 0

	Decode	fields		Instruction datails
op0	op1	op2	op3	Instruction details
0	11			VEXT (byte elements)
1	11	0x		Advanced SIMD two registers misc
1	11	10		VTBL, VTBX
1	11	11		Advanced SIMD duplicate (scalar)
	!= 11		0	Advanced SIMD three registers of different lengths
	!= 11		1	Advanced SIMD two registers and a scalar

Advanced SIMD two registers misc

These instructions are under <u>Advanced SIMD two registers</u>, or three <u>registers</u> of <u>different lengths</u>.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	1	1	1	1	0	0	1	1	1	D	1	1	siz	ze	go	c1		V	d		0		go	c2		0	М	0		V	m	

size	Decode opc1	fields opc2	Q	Instruction Details	Feature <mark>Architecture Version</mark>
	00	0000		VREV64	-
	00	0001		VREV32	-
	00	0010		VREV16	-
	00	0011		UNALLOCATED	-
	00	010x		VPADDL	-
	00	0110	0	AESE	-
	00	0110	1	AESD	-
	00	0111	0	AESMC	-
	00	0111	1	AESIMC	-
	00	1000		VCLS	-
00	10	0000		VSWP	-
	00	1001		VCLZ	-
	00	1010		VCNT	-
	00	1011		VMVN (register)	-
00	10	1100	1	UNALLOCATED	-
	00	110x		VPADAL	-
	00	1110		VQABS	-
	00	1111		VQNEG	-
	01	×000		VCGT (immediate #0)	-
	01	x001		VCGE (immediate #0)	-
	01	x010		VCEQ (immediate #0)	-
	01	×011		VCLE (immediate #0)	-
	01	×100		VCLT (immediate #0)	-
	01	×110		VABS	-
	01	×111		VNEG	-
	01	0101	1	SHA1H	-
01	10	1100	1	VCVT (from single-precision to BFloat16, Advanced SIMD)	FEAT_AA32BF16Armv8.6
	10	0001		VTRN	-
	10	0010		VUZP	-
	10	0011		VZIP	-
	10	0100	0	VMOVN	-
	10	0100	1	VQMOVN, VQMOVUN — VQMOVUN	-
	10	0101		VQMOVN, VQMOVUN — VQMOVN	-
	10	0110	0	VSHLL	-
	10	0111	0	SHA1SU1	-
	10	0111	1	SHA256SU0	-
	10	1000		VRINTN (Advanced SIMD)	-
	10	1001		VRINTX (Advanced SIMD)	-
	10	1010		VRINTA (Advanced SIMD)	-
	10	1011		VRINTZ (Advanced SIMD)	-
10	10	1100	1	UNALLOCATED	-

	Decode	fields		Instruction Datails	Feature Architecture
size	opc1	opc2	Q	Instruction Details	Version
	10	1100	0	VCVT (between half-precision and single-precision, Advanced SIMD) — single-precision to half-precision	-
	10	1101		VRINTM (Advanced SIMD)	-
	10	1110	0	VCVT (between half-precision and single-precision, Advanced SIMD) — half-precision to single-precision	-
	10	1110	1	UNALLOCATED	-
	10	1111		VRINTP (Advanced SIMD)	-
	11	000x		VCVTA (Advanced SIMD)	-
	11	001x		VCVTN (Advanced SIMD)	-
	11	010x		VCVTP (Advanced SIMD)	-
	11	011x		VCVTM (Advanced SIMD)	-
	11	10×0		VRECPE	-
	11	10×1		VRSQRTE	-
11	10	1100	1	UNALLOCATED	-
	11	11xx		VCVT (between floating-point and integer, Advanced SIMD)	-

Advanced SIMD duplicate (scalar)

These instructions are under <u>Advanced SIMD two registers</u>, or three registers of different lengths.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	1	D	1	1		im	m4			٧	/d		1	1		орс		Q	М	0		V	m	

Decode fields	Instruction Details
opc	instruction Details
000	VDUP (scalar)
001	UNALLOCATED
01x	UNALLOCATED
1xx	UNALLOCATED

Advanced SIMD three registers of different lengths

These instructions are under Advanced SIMD two registers, or three registers of different lengths.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	1	0	0	1	כ	1	D	!=	11		٧	'n			٧	'd			op	С		Ν	0	М	0		٧ı	n	
										si	ze																				

The following constraints also apply to this encoding: size != 11 && size != 11

Deco U	ode fields opc	Instruction Details
	0000	VADDL
	0001	VADDW
	0010	VSUBL
0	0100	VADDHN
	0011	VSUBW
0	0110	VSUBHN
0	1001	VQDMLAL
	0101	VABAL
0	1011	VQDMLSL

Deco U	ode fields opc	Instruction Details
0	1101	VQDMULL
	0111	VABDL (integer)
	1000	VMLAL (integer)
	1010	VMLSL (integer)
1	0100	VRADDHN
1	0110	VRSUBHN
	11x0	VMULL (integer and polynomial)
1	1001	UNALLOCATED
1	1011	UNALLOCATED
1	1101	UNALLOCATED
	1111	UNALLOCATED

Advanced SIMD two registers and a scalar

These instructions are under <u>Advanced SIMD two registers</u>, or three registers of different lengths.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	Q	1	D	!=	11		٧	n			V	d			op	C		N	1	М	0		Vı	n	
										si	ze																				

The following constraints also apply to this encoding: size != 11 && size != 11

	de fields	Instruction Details	Feature Architecture Version
Q	opc		
	000x	VMLA (by scalar)	-
0	0011	VQDMLAL	-
	0010	VMLAL (by scalar)	-
0	0111	VQDMLSL	-
	010x	VMLS (by scalar)	-
0	1011	VQDMULL	-
	0110	VMLSL (by scalar)	-
	100x	VMUL (by scalar)	-
1	0011	UNALLOCATED	-
	1010	VMULL (by scalar)	-
1	0111	UNALLOCATED	-
	1100	VQDMULH	-
	1101	VQRDMULH	-
1	1011	UNALLOCATED	-
	1110	<u>VQRDMLAH</u>	FEAT_RDMArmv8.1
	1111	VQRDMLSH	FEAT_RDMArmv8.1

Advanced SIMD shifts and immediate generation

These instructions are under Advanced SIMD data-processing.

31 30 29 28 27 26 25	24 23 22	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0
1111001	1	op0	1

Decode fields	Instruction details
op0	instruction details

000xxxxxxxxxx0	Advanced SIMD one register and modified immediate
!= 000xxxxxxxxxx0	Advanced SIMD two registers and shift amount

Advanced SIMD one register and modified immediate

These instructions are under Advanced SIMD shifts and immediate generation.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1	1	1	0	0	1	i	1	D	0	0	0	ii	nm	າ3		V	′d			cmo	ode		0	Q	ор	1		imi	m4	

Decode f	ields	Instruction Details
cmode	op	Instruction Details
0xx0	0	VMOV (immediate) — A1
0xx0	1	VMVN (immediate) — A1
0xx1	0	VORR (immediate) — A1
0xx1	1	VBIC (immediate) — A1
10x0	0	VMOV (immediate) — A3
10×0	1	VMVN (immediate) — A2
10x1	0	VORR (immediate) — A2
10×1	1	VBIC (immediate) — A2
11xx	0	VMOV (immediate) — A4
110x	1	VMVN (immediate) — A3
1110	1	VMOV (immediate) — A5
1111	1	UNALLOCATED

Advanced SIMD two registers and shift amount

These instructions are under Advanced SIMD shifts and immediate generation.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1	1	1	0	0	1	U	1	D	in	nm3	ЗН	in	nm:	3L		V	'd			or	C		L	Q	М	1		V	m	

The following constraints also apply to this encoding: imm3H:imm3L:Vd:opc:L!= 000xxxxxxxxxxx0

U	Dec imm3H:L	ode fields imm3L	орс	Q	Instruction Details
	!= 0000	IIIIIISL	0000	V	VSHR
	!= 0000		0001		VSRA
	!= 0000	000	1010	0	VMOVL
	!= 0000		0010		VRSHR
	!= 0000		0011		VRSRA
	!= 0000		0111		VQSHL, VQSHLU (immediate) — VQSHL
	!= 0000		1001	0	VQSHRN, VQSHRUN — VQSHRN
	!= 0000		1001	1	VQRSHRN, VQRSHRUN — VQRSHRN
	!= 0000		1010	0	VSHLL
	!= 0000		11xx		VCVT (between floating-point and fixed-point, Advanced SIMD)
0	!= 0000		0101		VSHL (immediate)
0	!= 0000		1000	0	VSHRN
0	!= 0000		1000	1	VRSHRN
1	!= 0000		0100		VSRI
1	!= 0000		0101		VSLI
1	!= 0000		0110		VQSHL, VQSHLU (immediate) — VQSHLU

	Dec	ode fields			Instruction Details							
\mathbf{U}	imm3H:L	imm3L	opc	Q	instruction Details							
1	!= 0000		1000	0	VQSHRN, VQSHRUN — VQSHRUN							
1	!= 0000		1000	1	VORSHRN. VORSHRUN — VORSHRUN							

Memory hints and barriers

These instructions are under <u>Unconditional instructions</u>.

31 30 29 28 27 26	25 24 23 22 21	20	19 18 1	7 16	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
111101	op0	1												op1				

Decode		Instruction details
op0	op1	misti detion details
00xx1		CONSTRAINED UNPREDICTABLE
01001		CONSTRAINED UNPREDICTABLE
01011		<u>Barriers</u>
011x1		CONSTRAINED UNPREDICTABLE
0xxx0		Preload (immediate)
1xxx0	0	Preload (register)
1xxx1	0	CONSTRAINED UNPREDICTABLE
1xxxx	1	UNALLOCATED

The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in *CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings*

Barriers

These instructions are under Memory hints and barriers.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1	0	1	1	1	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(0)	(0)	(0)	(0)		орс	ode	j		opt	ion	

Decode	le fields option	Instruction Details
0000		CONSTRAINED UNPREDICTABLE
0001		CLREX
001x		CONSTRAINED UNPREDICTABLE
0100	!= 0×00	DSB
0100	0000	SSBB
0100	0100	PSSBB
0101		DMB
0110		ISB
0111		SB
1xxx		CONSTRAINED UNPREDICTABLE

The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in *CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings*

Preload (immediate)

These instructions are under Memory hints and barriers.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	D	U	R	0	1		R	n		(1)	(1)	(1)	(1)						imn	n12) -				

]	Deco	de fields	Instruction Details
D	R	Rn	mstruction Details
0	0		Reserved hint, behaves as NOP
0	1		PLI (immediate, literal)
1		1111	PLD (literal)
1	0	!= 1111	PLD, PLDW (immediate) — preload write
1	1	!= 1111	PLD, PLDW (immediate) — preload read

Preload (register)

These instructions are under Memory hints and barriers.

3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	1	1	D	U	02	0	1		R	n		(1)	(1)	(1)	(1)		ir	nm	5		sty	/pe	0		Rı	n	

Decod D	le fields o2	Instruction Details
0	0	Reserved hint, behaves as NOP
0	1	PLI (register)
1	0	PLD, PLDW (register) — preload write
1	1	PLD, PLDW (register) — preload read

Advanced SIMD element or structure load/store

These instructions are under <u>Unconditional instructions</u>.

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
11110100	op0	0	op1

Deco op0	de fields op1	Instruction details
0		Advanced SIMD load/store multiple structures
1	11	Advanced SIMD load single structure to all lanes
1	!= 11	Advanced SIMD load/store single structure to one lane

Advanced SIMD load/store multiple structures

These instructions are under <u>Advanced SIMD element or structure load/store</u>.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0	0	Δ	┙	0		R	n			٧	′d			ity	ре		si	ze	ali	gn		R	m	

	ode fields	Instruction Details
L	itype	
0	000x	VST4 (multiple 4-element structures)
0	0010	VST1 (multiple single elements) — A4
0	0011	VST2 (multiple 2-element structures) — A2
0	010x	VST3 (multiple 3-element structures)
0	0110	VST1 (multiple single elements) — A3
0	0111	VST1 (multiple single elements) — A1
0	100x	VST2 (multiple 2-element structures) — A1
0	1010	VST1 (multiple single elements) — A2

	ode fields	Instruction Details							
L	itype								
1	000x	VLD4 (multiple 4-element structures)							
1	0010	VLD1 (multiple single elements) $-$ A4							
1	0011	VLD2 (multiple 2-element structures) — A2							
1	010x	VLD3 (multiple 3-element structures)							
	1011	UNALLOCATED							
1	0110	VLD1 (multiple single elements) — A3							
1	0111	VLD1 (multiple single elements) — A1							
	11xx	UNALLOCATED							
1	100x	VLD2 (multiple 2-element structures) — A1							
1	$oxed{1010}$ VLD1 (multiple single elements) $-$ A2								

Advanced SIMD load single structure to all lanes

These instructions are under <u>Advanced SIMD element or structure load/store</u>.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0	1	D	L	0		R	n			V	′d		1	1	N	1	si	ze	Т	а		Rı	m	

Dec	Decode fields		Instruction Details
L	N	a	instruction Details
0			UNALLOCATED
1	00		VLD1 (single element to all lanes)
1	01		VLD2 (single 2-element structure to all lanes)
1	10	0	VLD3 (single 3-element structure to all lanes)
1	10	1	UNALLOCATED
1	11		VLD4 (single 4-element structure to all lanes)

Advanced SIMD load/store single structure to one lane

These instructions are under Advanced SIMD element or structure load/store.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0	1	D	ш	0		R	n			٧	ď		!=	11	١	1	ind	dex	_ali	gn		R	m	
																				si	ze										

The following constraints also apply to this encoding: size != 11 && size != 11

Decode fields L size N Instruction Details

0	00	00	VST1 (single element from one lane) — $A1$
0	00	01	VST2 (single 2-element structure from one lane) — A1 $$
0	00	10	VST3 (single 3-element structure from one lane) — A1 $$
0	00	11	VST4 (single 4-element structure from one lane) — A1 $$
0	01	00	VST1 (single element from one lane) — $A2$
0	01	01	VST2 (single 2-element structure from one lane) — A2
0	01	10	VST3 (single 3-element structure from one lane) — A2
0	01	11	VST4 (single 4-element structure from one lane) — A2
0	10	00	VST1 (single element from one lane) — A3
0	10	01	VST2 (single 2-element structure from one lane) — A3
0	10	10	VST3 (single 3-element structure from one lane) — A3
0	10	11	VST4 (single 4-element structure from one lane) — A3

Decode fields L size N Instruction Details

	SIZE	1.4	
1	00	00	VLD1 (single element to one lane) — A1
1	00	01	VLD2 (single 2-element structure to one lane) — A1
1	00	10	VLD3 (single 3-element structure to one lane) — A1
1	00	11	VLD4 (single 4-element structure to one lane) — A1
1	01	00	VLD1 (single element to one lane) — A2
1	01	01	VLD2 (single 2-element structure to one lane) — A2
1	01	10	VLD3 (single 3-element structure to one lane) — A2
1	01	11	VLD4 (single 4-element structure to one lane) — A2
1	10	00	VLD1 (single element to one lane) — A3
1	10	01	VLD2 (single 2-element structure to one lane) — A3
1	10	10	VLD3 (single 3-element structure to one lane) — A3
1	10	11	VLD4 (single 4-element structure to one lane) — A3

 $\begin{array}{l} \text{Internal version only: isa } \textcolor{red}{\text{vol}} \textcolor{blue}{\underline{\text{vol}}} \textcolor{blue}{\underline{\text{14}}} \textcolor{blue}{\underline{\text{vol}}} \textcolor{blue}{\underline{\text{vol}}$

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from- (new)

(old) htmldiff from-(new)

Top-level encodings for T32

 $15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \ 15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0$

Decode op0	fields op1	Instruction details						
!= 111		<u>16-bit</u>						
111	00	B — T2						
111	!= 00	<u>32-bit</u>						

16-bit

These instructions are under the top-level.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		op	о0												

The following constraints also apply to this encoding: op0<5:3>!= 111

Decode fields	Instruction details
on()	Instruction details

оро	
00xxxx	Shift (immediate), add, subtract, move, and compare
010000	Data-processing (two low registers)
010001	Special data instructions and branch and exchange
01001x	LDR (literal) — T1
0101xx	<u>Load/store (register offset)</u>
011xxx	Load/store word/byte (immediate offset)
1000xx	Load/store halfword (immediate offset)
1001xx	<u>Load/store (SP-relative)</u>
1010xx	Add PC/SP (immediate)
1011xx	Miscellaneous 16-bit instructions
1100xx	Load/store multiple
1101xx	Conditional branch, and Supervisor Call

Shift (immediate), add, subtract, move, and compare

These instructions are under 16-bit.

<u>15 14 13 12 11 10</u> 9 8 7 6 5 4 3 2 00 op0 op1 op2

L	ecoae	петаѕ
_		_

D	ecoae ner	us	Instruction details									
op0	op1	op2	instruction details									
0	11	0	Add, subtract (three low registers)									
0	11	1	Add, subtract (two low registers and immediate)									
0	!= 11		MOV, MOVS (register) — T2									
1			Add, subtract, compare, move (one low register and immediate)									

Add, subtract (three low registers)

These instructions are under Shift (immediate), add, subtract, move, and compare.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	S		Rm			Rn			Rd	

Decode fields S	Instruction Details
0	ADD, ADDS (register)
1	SUB, SUBS (register)

Add, subtract (two low registers and immediate)

These instructions are under Shift (immediate), add, subtract, move, and compare.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	1	1	1	S	ir	nm	3		Rn			Rd	

Decode fields S	Instruction Details							
0	ADD, ADDS (immediate)							
1	SUB, SUBS (immediate)							

Add, subtract, compare, move (one low register and immediate)

These instructions are under Shift (immediate), add, subtract, move, and compare.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	О	р		Rd					im	m8			

Decode fields op	Instruction Details							
00	MOV, MOVS (immediate)							
01	CMP (immediate)							
10	ADD, ADDS (immediate)							
11	SUB, SUBS (immediate)							

Data-processing (two low registers)

These instructions are under 16-bit.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	0	0		0	р			Rs			Rd	

Decode fields Instruction Details

op_	
0000	AND, ANDS (register)
0001	EOR, EORS (register)
0010	MOV, MOVS (register-shifted register) — logical shift left
0011	MOV, MOVS (register-shifted register) — logical shift right
0100	MOV, MOVS (register-shifted register) — arithmetic shift right
0101	ADC, ADCS (register)
0110	SBC, SBCS (register)
0111	MOV, MOVS (register-shifted register) — rotate right
1000	TST (register)

Decode fields op

Instruction Details

1001	RSB, RSBS (immediate)
1010	CMP (register)
1011	CMN (register)
1100	ORR, ORRS (register)
1101	MUL, MULS
1110	BIC, BICS (register)
1111	MVN, MVNS (register)

Special data instructions and branch and exchange

These instructions are under 16-bit.

15 14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
010001		or	00								

Decode fields	Instruction datails
on0	Instruction details

opo	
11	Branch and exchange
!= 11	Add, subtract, compare, move (two high registers)

Branch and exchange

These instructions are under **Special data instructions and branch and exchange**.

-						10	_	_	•	_	_	•	_	_	_	•
Г	0	1	0	0	0	1	1	1	L		R	m		(0)	(0)	(0)

Decode fields	Instruction Details
т	Instruction Details

L	
0	BX
1	BLX (register)

Add, subtract, compare, move (two high registers)

These instructions are under **Special data instructions** and **branch and exchange**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	<u></u>	11	О		R	S			Rd	
						0	р								

The following constraints also apply to this encoding: op !=11 && op !=11

Decode fields D:Rd

Instruction Details

op	D:Rd	Rs	instruction Details
00	!= 1101	!= 1101	ADD, ADDS (register)
00		1101	ADD, ADDS (SP plus register) — T1
00	1101	!= 1101	ADD, ADDS (SP plus register) — T2
01			CMP (register)
10			MOV, MOVS (register)

Load/store (register offset)

These instructions are under 16-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	L	В	Н		Rm			Rn			Rt	

Dec L	ode fi B	elds H	Instruction Details
0	0	0	STR (register)
0	0	1	STRH (register)
0	1	0	STRB (register)
0	1	1	LDRSB (register)
1	0	0	LDR (register)
1	0	1	LDRH (register)
1	1	0	LDRB (register)
1	1	1	LDRSH (register)

Load/store word/byte (immediate offset)

These instructions are under 16-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	В	L		ir	nm	5			Rn			Rt	

Decode B	e fields L	Instruction Details					
0	0	STR (immediate)					
0	1	LDR (immediate)					
1	0	STRB (immediate)					
1	1	LDRB (immediate)					

Load/store halfword (immediate offset)

These instructions are under 16-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	L		ir	nm	5			Rn			Rt	

Decode fields L	Instruction Details
0	STRH (immediate)
1	LDRH (immediate)

Load/store (SP-relative)

These instructions are under 16-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	L		Rt					im	m8			

Decode fields L	Instruction Details
0	STR (immediate)
1	LDR (immediate)

Add PC/SP (immediate)

These instructions are under 16-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	SP		Rd					imi	m8			

Decode fields SP	Instruction Details
0	ADR
1	ADD, ADDS (SP plus immediate)

Miscellaneous 16-bit instructions

These instructions are under 16-bit.

15141312	111098	7 6	5	43210	
1011	op0	op1	op2	ор3	

on()		le fields	6 op3	Instruction details	Architecture version
op0	op1	op2	орз	Adjust SP (immediate)	_
0010				Extend	_
0110	00	0		SETPAN	FEAT PANArmv8.1
0110	00	1		UNALLOCATED	TEAT_TAINAHIIVO.T
0110	01				-
0110	1x			Change Processor State	-
0111	17			UNALLOCATED	-
				UNALLOCATED	-
1000	10			UNALLOCATED	-
1010	10			HLT	-
1010	!= 10			Reverse bytes	-
1110				BKPT	-
1111			0000	<u>Hints</u>	-
1111			!= 0000	IT	-
x0x1				CBNZ, CBZ	-
x10x				Push and Pop	-

Adjust SP (immediate)

These instructions are under Miscellaneous 16-bit instructions.

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ:	1	0	1	1	0	0	0	0	S			ir	nm	7		

Decode fields S	Instruction Details
0	ADD, ADDS (SP plus immediate)
1	SUB, SUBS (SP minus immediate)

Extend

These instructions are under Miscellaneous 16-bit instructions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0	0	1	0	\Box	В		Rm			Rd	

	Decode	e fields	Instruction Details
	U	В	instruction Details
ſ	0	0	SXTH
ſ	0	1	SXTB
	1	0	UXTH
ſ	1	1	UXTB

Change Processor State

These instructions are under Miscellaneous 16-bit instructions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0	1	1	0	0	1	op		f	lag	S	

Deco	de fields	Instruction Details							
op	flags	instruction Details							
0		SETEND							
1		CPS, CPSID, CPSIE							

Reverse bytes

These instructions are under Miscellaneous 16-bit instructions.

The following constraints also apply to this encoding: op !=10 && op !=10

Decode fields op	Instruction Details
00	REV
01	REV16
11	REVSH

Hints

These instructions are under Miscellaneous 16-bit instructions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	1		hi	nt		0	0	0	0

Decode fields hint	Instruction Details
0000	NOP
0001	YIELD
0010	<u>WFE</u>
0011	WFI
0100	SEV
0101	SEVL
011x	Reserved hint, behaves as NOP
1xxx	Reserved hint, behaves as NOP

Push and Pop

These instructions are under Miscellaneous 16-bit instructions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	L	1	0	Р			red	aist	er	list		

Decode fields L	Instruction Details
0	PUSH
1	POP

Load/store multiple

These instructions are under 16-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	L		Rn				re	gist	er	list		

Decode fields L	Instruction Details
0	STM, STMIA, STMEA
1	LDM, LDMIA, LDMFD

Conditional branch, and Supervisor Call

These instructions are under 16-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	11	01			op	0									

Decode fields op0	Instruction details
111x	Exception generation
!= 111x	B — T1

Exception generation

These instructions are under Conditional branch, and Supervisor Call.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	1	1	1	S				imi	m8			

Decode fields S	Instruction Details
0	UDF
1	SVC

32-bit

These instructions are under the top-level.

15 14 13	12 11 10 9	8	7 6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
111	op0		op:	L						ор3															

The following constraints also apply to this encoding: op0<3:2>!=00

	Decode fields		Instruction details
onΩ	on1	on3	Instruction details

x11x			System register access, Advanced SIMD, and floating-point
0100	xx0xx		<u>Load/store multiple</u>
0100	xx1xx		Load/store dual, load/store exclusive, load-acquire/store-release, and table branch
0101			Data-processing (shifted register)
10xx		1	Branches and miscellaneous control
10×0		0	Data-processing (modified immediate)
10×1	xxxx0	0	Data-processing (plain binary immediate)
10×1	xxxx1	0	UNALLOCATED
1100	1xxx0		Advanced SIMD element or structure load/store
1100	!= 1xxx0		Load/store single
1101	0xxxx		Data-processing (register)
1101	10xxx		Multiply, multiply accumulate, and absolute difference
1101	11xxx		Long multiply and divide

System register access, Advanced SIMD, and floating-point

These instructions are under 32-bit.

15 14 13 12 11 10	9 8 7	7 6 5 4 3 2 1 0	15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
111 op0 11	op1		op2	op3

Decode fields op0 op1 op2 op3 Instruction details

opo	OP I	OP-	OPS	
	0x	0×		UNALLOCATED
	10	0×		UNALLOCATED
	11			Advanced SIMD data-processing
0	0x	1x		Advanced SIMD and System register load/store and 64-bit move
0	10	1x	1	Advanced SIMD and System register 32-bit move
0	10	10	0	Floating-point data-processing
0	10	11	0	UNALLOCATED
1	!= 11	1x		Additional Advanced SIMD and floating-point instructions

Advanced SIMD data-processing

These instructions are under System register access, Advanced SIMD, and floating-point.

15 14 13 12 11	10 9 8		5 4 3 2	1 0 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
111	1111	op0			op1

Decode fields	Instruction details
on() on 1	instruction details

OPO	OPI	
0		Advanced SIMD three registers of the same length
1	0	Advanced SIMD two registers, or three registers of different lengths
1	1	Advanced SIMD shifts and immediate generation

Advanced SIMD three registers of the same length

These instructions are under Advanced SIMD data-processing.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1	1	U	1	1	1	1	0	D	si	ze		V	'n			٧	/d			op	oc		Ζ	Q	М	o1		Vı	m	

O O N 1100 O VADD (floating-point) O O O N 1101 O VADD (floating-point) O O O O O O O O O	T T		code field		o.1	Instruction Details	Feature Architecture Version
0	U O	size 0×	opc	Q	o1	VEMA	
0							
0							
0							
0						<u> </u>	
0 00 000							
0 00 0001	<u> </u>	υx					
	0	00					
0 00 1 100	<u> </u>	00				9	
0						•	
0 00 00 0 0 0 0 0 0		00					
0	0	00					 -
0010		0.1					 -
0011	U	ΘI					 -
						•	 -
0 01 1100 0 SHA1P - 0 1x 1100 1 VFMS - 0 1x 1101 0 VSUB (floating-point) - 0 1x 1110 0 UNIAL (Gating-point) - 0 1x 1111 0 VMIN (floating-point) - 0 1x 1111 1 VRSQRTS - 0 1000 0 VSHL (register) - - 0 1000 0 VADD (integer) - - 0 1000 0 VADL (register) - - 0 1000 1 VTST - - 0 1001 0 VMSHL - - 0 1001 0 VMSHL - - 0 1011 0 VQDMULH - - - - 0 11100 0 SHA1M <							-
0 1x 1100 1 VFMS - 0 1x 1101 0 VSUB (floating-point) - 0 1x 1101 1 VMLS (floating-point) - 0 1x 1111 0 VMIN (floating-point) - 0 1x 1111 1 VRSQRTS - 0 1000 0 VSHL (register) - - 0 1090 0 VADD (integer) - - - 0 1000 1 VTST -		0.1					 -
0 1x 1101 0 VSUB (floating-point) - 0 1x 1101 1 VMLS (floating-point) - 0 1x 1110 0 UNALLOCATED - 0 1x 1111 1 VRSQRTS - 0 1111 1 VRSQRTS - 0 1090 0 VSHL (register) - 0 1000 0 VADD (integer) - 0 1000 1 VGR (register) - 0 1000 1 VTST - 0 1001 0 VMLA (integer) - 0 1001 0 VRSHL - 0 1011 0 VQDMULH - 0 1011 0 VQDMULH - 0 1011 1 VPADD (integer) - 0 11 0001 1 VORN (register) - 0							-
0 1x 1101 1 VMLS (floating-point) - 0 1x 1110 0 UNALLOCATED - 0 1x 1111 0 VMIN (floating-point) - 0 1x 1111 1 VRSQRTS - 0 0100 0 VSHL (register) - - 0 1000 0 VADD (integer) - - - 0 1000 1 VSTT -							-
0 1x 1110 0 UNALLOCATED - 0 1x 1111 0 VMIN (floating-point) - 0 1x 1111 1 VRSQRTS - 0 1000 0 VSHL (register) - 0 1000 0 VADD (integer) - 0 1000 1 VORR (register) - 0 1001 0 VMLA (integer) - 0 1001 0 VMLA (integer) - 0 1001 0 VRSHL - 0 1011 0 VQDMULH - 0 1011 0 VQDMULH - 0 1011 1 VPADD (integer) - 0 1010 0 VMAX (integer) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VMAX (integer) -						VSUB (floating-point)	-
0 1x 1111 0 VMIN (floating-point) - 0 1x 1111 1 VRSQRTS - 0 0100 0 VSHL (register) - 0 1000 0 VADD (integer) - 0 1000 1 VORT - 0 1000 1 VOSHL (register) - 0 1001 0 VMLA (integer) - 0 1001 0 VRSHL - 0 1001 1 VQRSHL - 0 1001 1 VQRSHL - 0 1011 0 VQBMULH - 0 1011 0 VQDMULH - 0 1011 1 VPADD (integer) - 0 1010 0 VMAX (integer) - 0 11 0001 1 VMIN (integer) - 0 11 0001 <							-
0 1x 1111 1 VRSQRTS - 0 0100 0 VSHL (register) - 0 1000 0 VADD (integer) - 0 1000 1 VORR (register) - 0 1000 1 VTST - 0 1001 0 VMLA (integer) - 0 1001 0 VMLA (integer) - 0 1001 0 VRSHL - 0 1011 0 VQDMULH - 0 1011 0 VQDMULH - 0 1011 0 VABAIM - 0 1011 1 VPADD (integer) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VMIN (integer) - 0 11 <						UNALLOCATED	-
0 0 0 0 VSHL (register) - 0 1000 0 VADD (integer) - - 0 10 0001 1 VORR (register) - - 0 10000 1 VTST - -						VMIN (floating-point)	-
0 1000 0 VADD (integer) - 0 10 0001 1 VORR (register) - 0 1000 1 VTST - 0 1001 0 VMLA (integer) - 0 1001 0 VRSHL - 0 1011 0 VQRSHL - 0 1011 0 VQBMULH - 0 1011 0 VQBMULH - 0 1011 1 VPADD (integer) - 0 1011 1 VPADD (integer) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VMIN (integer) - 0 0110 1 VMIN (integer) - 0 0111 0 VABA - 0 0111 1 VABA - 0 11 100 0	0	1x				VRSQRTS	-
0 10 0001 1 VORR (register) - 0 1000 1 VTST - 0 1001 0 VMLA (integer) - 0 1001 0 VRSHL - 0 1011 0 VQDMULH - 0 10 1100 0 SHA1M - 0 1011 1 VPADD (integer) - 0 11 0 VMAX (integer) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VMIN (integer) - 0 11 0 VABD (integer) - 0 0111 0 VABD (integer) - 0 0111 0 VABA - 0 011 1 VABA - 0 11 100 0 SHA1SU0 - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1101					0	VSHL (register)	-
0 1000 1 VTST - 0 1001 0 VMLA (integer) - 0 1001 0 VRSHL - 0 1011 0 VQDMULH - 0 1011 0 VQDMULH - 0 1011 1 VPADD (integer) - 0 1011 1 VPADD (integer) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VMIN (integer) - 0 0110 1 VABD (integer) - 0 0111 0 VABD (integer) - 0 0111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x<			1000			VADD (integer)	-
0	0	10	0001		1	VORR (register)	-
0 1001 0 VMLA (integer) - 0 0101 1 VQRSHL - 0 1011 0 VQDMULH - 0 10 1100 0 SHA1M - 0 1011 1 VPADD (integer) - 0 1101 1 VPADD (integer) - 0 11 0001 1 VORN (register) - 0 0110 1 VMIN (integer) - 0 0111 0 VABD (integer) - 0 0111 1 VABA - 0 0111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1111 0 VPMAX (floating-point) - <tr< td=""><td>0</td><td></td><td>1000</td><td></td><td></td><td>VTST</td><td>-</td></tr<>	0		1000			VTST	-
0101			0100		1	VQSHL (register)	-
0 1011 1 VQRSHL - 0 1011 0 VQDMULH - 0 10 1100 0 SHA1M - 0 1011 1 VPADD (integer) - 0 11 0001 1 VVRN (register) - 0 11 0001 1 VMIN (integer) - 0 0111 0 VABD (integer) - 0 0111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) - 1 0x 1111 0 VPMAX (floating-point) - 1 0x 1111 0 VPMAXNM -	0		1001		0	VMLA (integer)	-
0 1011 0 VQDMULH - 0 10 1100 0 SHA1M - 0 1011 1 VPADD (integer) - 0 11 0001 1 VORN (register) - 0 11 0001 1 VMIN (integer) - 0 0111 0 VABD (integer) - 0 0111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1110 1 VACGE - 1 0x 1111 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -			0101		0	VRSHL	-
0 10 1100 0 SHA1M - 0 1011 1 VPADD (integer) - 0 0110 0 VMAX (integer) - 0 11 0001 1 VORN (register) - 0 0110 1 VMIN (integer) - 0 0111 0 VABD (integer) - 0 0111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1111 0 VPMAX (floating-point) - 1 0x 1111 0 VPMAX (floating-point) -			0101		1	VQRSHL	-
0 1011 1 VPADD (integer) - 0 0110 0 VMAX (integer) - 0 11 0001 1 VORN (register) - 0 0110 1 VMIN (integer) - 0 0111 0 VABD (integer) - 0 0111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) - 1 0x 1111 0 VPMAX (floating-point) - 1 0x 1111 0 VPMAX (floating-point) -	0		1011		0	VQDMULH	-
0 110 0 VMAX (integer) - 0 11 0001 1 VORN (register) - 0 110 1 VMIN (integer) - 0 111 0 VABD (integer) - 0 111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) - 1 0x 1111 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -	0	10	1100		0	SHA1M	-
0 11 0001 1 VORN (register) - 0 0110 1 VMIN (integer) - 0 0111 0 VABD (integer) - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -	0		1011		1	VPADD (integer)	-
0110			0110		0	VMAX (integer)	-
0111 0 VABD (integer) - 0111 1 VABA - 0111 1100 0 SHA1SU0 - 10x 1101 0 VPADD (floating-point) - 10x 1101 1 VMUL (floating-point) - 10x 1110 0 VCGE (register) - T2 - 10x 1111 0 VPMAX (floating-point) - 10x 1111 1 VMAXNM -	0	11	0001		1	VORN (register)	-
0 111 1 VABA - 0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1110 1 VACGE - 1 0x 1111 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -			0110		1	VMIN (integer)	-
0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1110 1 VACGE - 1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -			0111		0	VABD (integer)	-
0 11 1100 0 SHA1SU0 - 1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1110 1 VACGE - 1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -			0111		1	VABA	-
1 0x 1101 0 VPADD (floating-point) - 1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1110 1 VACGE - 1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -	0	11	1100		0	SHA1SU0	-
1 0x 1101 1 VMUL (floating-point) - 1 0x 1110 0 VCGE (register) — T2 - 1 0x 1110 1 VACGE - 1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -	1	0x	1101		0		-
1 0x 1110 0 VCGE (register) — T2 - 1 0x 1110 1 VACGE - 1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -	1	0x			1	-	-
1 0x 1110 1 VACGE - 1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -	1						-
1 0x 1111 0 0 VPMAX (floating-point) - 1 0x 1111 1 VMAXNM -	1						-
1 0x 1111 1 <u>VMAXNM</u> -				0			-
							-
							-

	Dec	code field	ds		Instruction Details	Feature Architecture Version
U	size	орс	Q	o1	instruction Details	reature Architecture version
		1001		1	VMUL (integer and polynomial)	-
1	00	1100		0	SHA256H	-
		1010	0	0	VPMAX (integer)	-
1	01	0001		1	VBSL	-
		1010	0	1	VPMIN (integer)	-
		1010	1		UNALLOCATED	-
1	01	1100		0	SHA256H2	-
1	1x	1101		0	VABD (floating-point)	-
1	1x	1110		0	VCGT (register) — T2	-
1	1x	1110		1	VACGT	-
1	1x	1111	0	0	VPMIN (floating-point)	-
1	1x	1111		1	<u>VMINNM</u>	-
1		1000		0	VSUB (integer)	-
1	10	0001		1	VBIT	-
1		1000		1	VCEQ (register) — T1	-
1		1001		0	VMLS (integer)	-
1		1011		0	VQRDMULH	-
1	10	1100		0	SHA256SU1	-
1		1011		1	<u>VQRDMLAH</u>	FEAT_RDMArmv8.1
1	11	0001		1	VBIF	-
1		1100		1	VQRDMLSH	FEAT_RDMArmv8.1
1		1111	1	0	UNALLOCATED	-

Advanced SIMD two registers, or three registers of different lengths

These instructions are under Advanced SIMD data-processing.

15 14 13	3 12 13	1 10 9 8 7	6	5	4	3	2	1	0	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
111	0g0	11111		op:	1								O	52				op3		0				

	Decode	fields		Instruction details
op0	op1	op2	op3	instruction details
0	11			VEXT (byte elements)
1	11	0×		Advanced SIMD two registers misc
1	11	10		VTBL, VTBX
1	11	11		Advanced SIMD duplicate (scalar)
	!= 11		0	Advanced SIMD three registers of different lengths
	!= 11		1	Advanced SIMD two registers and a scalar

Advanced SIMD two registers misc

These instructions are under Advanced SIMD two registers, or three registers of different lengths.

_15	14	13	12	11	10	9	8	7	6	5	4	3 2	2	1 0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	D	1	1	size	: [opc1		V	'd		0		ор	c2		Q	М	0		V	m	

	Decode	fields		Instruction Details	Feature Architecture
size	opc1	opc2	Q	instruction Details	Version
	00	0000		VREV64	-
	00	0001		VREV32	-

00
00 010x VPADDL - 00 0110 0 AESE - 00 0110 1 AESMC - 00 0111 1 AESIMC - 00 1000 VCLS - 00 10 0000 VSWP - 00 1001 VCLZ - 00 1010 VCNT - 00 1011 VMVN (register) - 00 101 VMVN (register) - 00 101 100 100 00 100 100 100 00 100 100 100 00 100 100 100 00 100 100 100 00 100 100 100 00 100 100 100 00 100 100 100 00 100 100 100
00 0110 0 AESE - 00 0110 1 AESD - 00 0111 0 AESMC - 00 1000 VCLS - 00 10 000 VSWP - 00 1001 VCLZ - 00 1010 VCNT - 00 1011 VMVN (register) - 00 10 10 10 - 00 110x VPADAL - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x010 VCLIT (immediate #0) -
00
00
00 0111 1 AESIMC - 00 1000 VCLS - 00 10 0000 VSWP - 00 1001 VCLZ - 00 1010 VCNT - 00 1011 VMVN (register) - 00 10 1100 1 UNALLOCATED - - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLIT (immediate #0) -
00 1000 VCLS - 00 10 0000 VSWP - 00 1001 VCLZ - 00 1010 VCNT - 00 1011 VMVN (register) - 00 10 100 1 00 1100 1 UNALLOCATED - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
00 10 0000 VSWP - 00 1001 VCLZ - 00 1010 VCNT - 00 1011 VMVN (register) - 00 10 1100 1 UNALLOCATED - - 00 1110 VPADAL - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
00 1001 VCLZ - 00 1010 VCNT - 00 1011 VMVN (register) - 00 10 1100 1 UNALLOCATED - - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
00 1010 VCNT - 00 1011 VMVN (register) - 00 10 1100 1 UNALLOCATED - 00 110x VPADAL - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCEQ (immediate #0) - 01 x010 VCLE (immediate #0) - 01 x100 VCLE (immediate #0) -
00 1011 VMVN (register) - 00 10 1100 1 UNALLOCATED - 00 110x VPADAL - - 00 1110 VQABS - - 00 1111 VQNEG - - 01 x000 VCGT (immediate #0) - - 01 x001 VCEQ (immediate #0) - - 01 x011 VCLE (immediate #0) - - 01 x100 VCLT (immediate #0) -
00 10 1100 1 UNALLOCATED - 00 110x VPADAL - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCEG (immediate #0) - 01 x010 VCLE (immediate #0) - 01 x100 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
00 10 1100 1 UNALLOCATED - 00 110x VPADAL - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCEG (immediate #0) - 01 x010 VCLE (immediate #0) - 01 x100 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
00 110x VPADAL - 00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCGE (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
00 1110 VQABS - 00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCGE (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
00 1111 VQNEG - 01 x000 VCGT (immediate #0) - 01 x001 VCGE (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
01 x000 VCGT (immediate #0) - 01 x001 VCGE (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
01 x001 VCGE (immediate #0) - 01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
01 x010 VCEQ (immediate #0) - 01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
01 x011 VCLE (immediate #0) - 01 x100 VCLT (immediate #0) -
01 ×100 <u>VCLT (immediate #0)</u> -
01 ×111 VNEG -
01 0101 1 SHA1H
01 10 1100 1 VCVT (from single-precision to BFloat16, Advanced SIMD) FEAT_AA32BF16Arm
10 0001 VTRN -
10 0010 VUZP -
10 0011 VZIP -
10 0100 0 VMOVN -
10 0100 1 VQMOVN, VQMOVUN — VQMOVUN —
10 0101 VQMOVN, VQMOVN -
10 0110 0 VSHLL -
10 0111 0 SHA1SU1 -
10 0111 1 SHA256SU0 -
10 1000 VRINTN (Advanced SIMD) -
10 1001 VRINTX (Advanced SIMD) -
10 1010 VRINTA (Advanced SIMD) -
10 1011 VRINTZ (Advanced SIMD) -
10 10 1100 1 UNALLOCATED -
10 1100 0 VCVT (between half-precision and single-precision, Advanced SIMD) — single-precision to half-precision
10 1101 VRINTM (Advanced SIMD) -
10 1110 0 VCVT (between half-precision and single-precision, Advanced SIMD) — half-precision to single-precision
10 1110 1 UNALLOCATED -
10 1111 VRINTP (Advanced SIMD) -
11 000x VCVTA (Advanced SIMD) -

	Decode	fields		Instruction Details	Feature Architecture
size	opc1	opc2	Q	instruction Details	Version
	11	001x		VCVTN (Advanced SIMD)	-
	11	010x		VCVTP (Advanced SIMD)	-
	11	011x		VCVTM (Advanced SIMD)	-
	11	10×0		VRECPE	-
	11	10×1		VRSQRTE	-
11	10	1100	1	UNALLOCATED	-
	11	11xx		VCVT (between floating-point and integer, Advanced SIMD)	-

Advanced SIMD duplicate (scalar)

These instructions are under <u>Advanced SIMD two registers</u>, or three registers of different lengths.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	D	1	1		im	m4			V	′d		1	1		орс		Q	М	0		V	m	\Box

Decode fields opc	Instruction Details
000	VDUP (scalar)
001	UNALLOCATED
01x	UNALLOCATED
1xx	UNALLOCATED

Advanced SIMD three registers of different lengths

These instructions are under <u>Advanced SIMD two registers</u>, or three registers of different lengths.

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	U	1	1	1	1	1	D	!=	11		٧	'n			٧	′d			op	С		N	0	М	0		٧	m	
										si	ze																				

The following constraints also apply to this encoding: size != 11 && size != 11

Deco U	ode fields opc	Instruction Details
	0000	VADDL
	0001	VADDW
	0010	VSUBL
0	0100	VADDHN
	0011	VSUBW
0	0110	VSUBHN
0	1001	VQDMLAL
	0101	VABAL
0	1011	VQDMLSL
0	1101	VQDMULL
	0111	VABDL (integer)
	1000	VMLAL (integer)
	1010	VMLSL (integer)
1	0100	VRADDHN
1	0110	VRSUBHN
	11x0	VMULL (integer and polynomial)

Deco U	de fields opc	Instruction Details
1	1001	UNALLOCATED
1	1011	UNALLOCATED
1	1101	UNALLOCATED
	1111	UNALLOCATED

Advanced SIMD two registers and a scalar

These instructions are under <u>Advanced SIMD two registers</u>, or three registers of different lengths.

15					10								1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	Q	1	1	1	1	1	D	!=	11	V	n			٧	'd			op	С		N	1	М	0		٧	m	
										si	ze.																			

The following constraints also apply to this encoding: size != 11 && size != 11

Deco Q	ode fields opc	Instruction Details	Feature Architecture Version
	000x	VMLA (by scalar)	-
0	0011	VQDMLAL	-
	0010	VMLAL (by scalar)	-
0	0111	VQDMLSL	-
	010x	VMLS (by scalar)	-
0	1011	VQDMULL	-
	0110	VMLSL (by scalar)	-
	100x	VMUL (by scalar)	-
1	0011	UNALLOCATED	-
	1010	VMULL (by scalar)	-
1	0111	UNALLOCATED	-
	1100	VQDMULH	-
	1101	VQRDMULH	-
1	1011	UNALLOCATED	-
	1110	<u>VQRDMLAH</u>	FEAT_RDMArmv8.1
	1111	<u>VQRDMLSH</u>	FEAT_RDMArmv8.1

Advanced SIMD shifts and immediate generation

These instructions are under Advanced SIMD data-processing.

15 14 13 12	11 10 9 8 7 6	5 4 3 2 1 0 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0
111	11111	op0	

Decode fields op0	Instruction details
000xxxxxxxxxx0	Advanced SIMD one register and modified immediate
!= 000xxxxxxxxxx0	Advanced SIMD two registers and shift amount

Advanced SIMD one register and modified immediate

These instructions are under Advanced SIMD shifts and immediate generation.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	i	1	1	1	1	1	D	0	0	0	ir	nm	3		٧	′d			cmo	ode		0	Q	ор	1		imr	m4	

Decode f	ields op	Instruction Details
0xx0	0	VMOV (immediate) — T1
0xx0	1	VMVN (immediate) — T1
0xx1	0	VORR (immediate) — T1
0xx1	1	VBIC (immediate) — T1
10×0	0	VMOV (immediate) — T3
10×0	1	VMVN (immediate) — T2
10×1	0	VORR (immediate) — T2
10×1	1	VBIC (immediate) — T2
11xx	0	VMOV (immediate) — T4
110x	1	VMVN (immediate) — T3
1110	1	VMOV (immediate) — T5
1111	1	UNALLOCATED

Advanced SIMD two registers and shift amount

These instructions are under <u>Advanced SIMD shifts and immediate generation</u>.

			_			10							_					_								_		1	0
Γ	1	1	1	U	1	1	1	1	1	D	im	nm3	3H	in	nm:	3L	٧	′d		or	С	L	Q	М	1		V	m	

The following constraints also apply to this encoding: imm3H:imm3L:Vd:opc:L != 000xxxxxxxxxxx0

	Dec	ode fields			Instruction Details
U	imm3H:L	imm3L	opc	Q	mistruction Details
	!= 0000		0000		VSHR
	!= 0000		0001		VSRA
	!= 0000	000	1010	0	VMOVL
	!= 0000		0010		VRSHR
	!= 0000		0011		VRSRA
	!= 0000		0111		VQSHL, VQSHLU (immediate) — VQSHL
	!= 0000		1001	0	VQSHRN, VQSHRUN — VQSHRN
	!= 0000		1001	1	VQRSHRN, VQRSHRUN — VQRSHRN
	!= 0000		1010	0	VSHLL
	!= 0000		11xx		VCVT (between floating-point and fixed-point, Advanced SIMD)
0	!= 0000		0101		VSHL (immediate)
0	!= 0000		1000	0	VSHRN
0	!= 0000		1000	1	VRSHRN
1	!= 0000		0100		VSRI
1	!= 0000		0101		VSLI
1	!= 0000		0110		VQSHL, VQSHLU (immediate) — VQSHLU
1	!= 0000		1000	0	VQSHRN, VQSHRUN — VQSHRUN
1	!= 0000		1000	1	VQRSHRN, VQRSHRUN — VQRSHRUN

Advanced SIMD and System register load/store and 64-bit move

These instructions are under <u>System register access</u>, <u>Advanced SIMD</u>, and <u>floating-point</u>.

15 14 13 12 11 10 9	8 7 6 5	4 3 2 1 0 15 14 13 12	11 10 9	8 7 6 5 4 3 2 1 0
1110110	op0		1 op1	

Decode	fields		Inct	ctic	d.	taila
op0	op1		mst	ructio	n ae	tans
00,40	Ov	A 1	LODAD	1.0		

	- I	
00×0	0x	Advanced SIMD and floating-point 64-bit move
00×0	11	System register 64-bit move
!= 00×0	0x	Advanced SIMD and floating-point load/store
!= 00×0	11	System register Load/Store
	10	UNALLOCATED

Advanced SIMD and floating-point 64-bit move

These instructions are under Advanced SIMD and System register load/store and 64-bit move.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	0	0	D	0	ор		R	t2			F	₹t		1	0	si	ze	ор	c2	М	о3		Vı	m	

Decode fields D op size opc2 o3 Instruction Details

ע	op	size	opc2	03	
0					UNALLOCATED
1				0	UNALLOCATED
1		0×	00	1	UNALLOCATED
1			01		UNALLOCATED
1	0	10	00	1	VMOV (between two general-purpose registers and two single-precision registers) — from general-purpose registers
1	0	11	00	1	VMOV (between two general-purpose registers and a doubleword floating-point register) — from general-purpose registers
1			1x		UNALLOCATED
1	1	10	00	1	VMOV (between two general-purpose registers and two single-precision registers) — to general-purpose registers
1	1	11	00	1	VMOV (between two general-purpose registers and a doubleword floating- point register) — to general-purpose registers

System register 64-bit move


These instructions are under Advanced SIMD and System register load/store and 64-bit move.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	1	1	0	1	1	0	0	0	D	0	Т		R	t2			F	Rt		1	1	1	cp15		ор	c1			CR	lm	

Decode D	e fields L	Instruction Details
0		UNALLOCATED
1	0	MCRR
1	1	MRRC

Advanced SIMD and floating-point load/store

These instructions are under Advanced SIMD and System register load/store and 64-bit move.



The following constraints also apply to this encoding: P:U:D:W !=00x0

				Decode Held	S		Instruction Details
_ P	U	W	L	Rn	size	imm8	instruction Details
0	0	1					UNALLOCATED
0	1				0x		UNALLOCATED
0	1		0		10		VSTM, VSTMDB, VSTMIA
0	1		0		11	xxxxxxx0	VSTM, VSTMDB, VSTMIA
0	1		0		11	xxxxxxx1	FSTMDBX, FSTMIAX — Increment After
0	1		1		10		VLDM, VLDMDB, VLDMIA
0	1		1		11	xxxxxxx0	VLDM, VLDMDB, VLDMIA
0	1		1		11	xxxxxxx1	FLDM*X (FLDMDBX, FLDMIAX) — Increment After
1		0	0				<u>VSTR</u>
1		0	1	!= 1111			VLDR (immediate)
1	0	1			0x		UNALLOCATED
1	0	1	0		10		VSTM, VSTMDB, VSTMIA
1	0	1	0		11	xxxxxxx0	VSTM, VSTMDB, VSTMIA
1	0	1	0		11	xxxxxxx1	FSTMDBX, FSTMIAX — Decrement Before
1	0	1	1		10		VLDM, VLDMDB, VLDMIA
1	0	1	1		11	xxxxxxx0	VLDM, VLDMDB, VLDMIA
1	0	1	1		11	xxxxxxx1	FLDM*X (FLDMDBX, FLDMIAX) — Decrement Before
1		0	1	1111			VLDR (literal)
1	1	1					UNALLOCATED

System register Load/Store

These instructions are under Advanced SIMD and System register load/store and 64-bit move.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	Р	כ	D	W	L		R	n			CI	₹d		1	1	1	cp15				im	m8			

The following constraints also apply to this encoding: P:U:D:W != 00x0

Decode fields

]	Decode fields	6		Instruction Details
P:U:W	D	L	Rn	CRd	cp15	Instruction Details
!= 000				!= 0101	0	UNALLOCATED
!= 000	0	1	1111	0101	0	LDC (literal)
!= 000					1	UNALLOCATED
!= 000	1			0101	0	UNALLOCATED
0×1	0	0		0101	0	STC — post-indexed
0×1	0	1	!= 1111	0101	0	LDC (immediate) — post-indexed
010	0	0		0101	0	STC — unindexed
010	0	1	!= 1111	0101	0	LDC (immediate) — unindexed
1x0	0	0		0101	0	STC — offset
1x0	0	1	!= 1111	0101	0	LDC (immediate) — offset
1x1	0	0		0101	0	STC — pre-indexed
1x1	0	1	!= 1111	0101	0	LDC (immediate) — pre-indexed

Advanced SIMD and System register 32-bit move

These instructions are under System register access, Advanced SIMD, and floating-point.

15 14 13 12 11 10 9 8	7 6 5	4 3 2 1 0 15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
11101110	op0		1 op1	1	

Decode op0	e fields op1	Instruction details	Architecture version
000	000	UNALLOCATED	-
000	001	VMOV (between general-purpose register and half-precision)	FEAT_FP16Armv8.2
000	010	VMOV (between general-purpose register and single-precision)	-
001	010	UNALLOCATED	-
01x	010	UNALLOCATED	-
10x	010	UNALLOCATED	-
110	010	UNALLOCATED	-
111	010	Floating-point move special register	-
	011	Advanced SIMD 8/16/32-bit element move/duplicate	-
	10×	UNALLOCATED	-
	11x	System register 32-bit move	-

Floating-point move special register

These instructions are under Advanced SIMD and System register 32-bit move.

		4 13										 		 			 											
1	1	. 1	0	1	1	1	0	1	1	1	L	re	eg .		F	₹t	1	0	1	0	(0)	(0)	(0)	1	(0)	(0)	(0)	(0)

Decode fields L	Instruction Details
0	VMSR
1	VMRS

Advanced SIMD 8/16/32-bit element move/duplicate

These instructions are under Advanced SIMD and System register 32-bit move.

								 6			 		_	 		 											
1	1	1	0	1	1	1	0	opc1	1	L	\ \	/n		F	₹t	1	0	1	1	N	ор	c2	1	(0)	(0)	(0)	(0)

Deco opc1	ode fi L	elds opc2	Instruction Details
0xx	0		VMOV (general-purpose register to scalar)
	1		VMOV (scalar to general-purpose register)
1xx	0	0x	VDUP (general-purpose register)
1xx	0	1x	UNALLOCATED

System register 32-bit move

These instructions are under <u>Advanced SIMD and System register 32-bit move</u>.

1	.5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	1	1	1	0	1	1	1	0	-	opc	1	L		CF	₹n			P	₹t		1	1	1	cp15	(pc.	2	1		CR	m	\Box

Decode fields L	Instruction Details
0	MCR
1	MRC

Floating-point data-processing

These instructions are under **System register access**, Advanced SIMD, and floating-point.

15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0 15 14 13 12	11 10 9 8 7	6 5 4 3 2 1 0
11101110	op0		10	op1 0

Decode fi	elds	Instruction details
op0	op1	Instruction details
1x11	1	Floating-point data-processing (two registers)
1x11	0	Floating-point move immediate
!= 1x11	·	Floating-point data-processing (three registers)

Floating-point data-processing (two registers)

These instructions are under Floating-point data-processing.

1	5 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
П	1 1	. 1	0	1	1	1	0	1	D	1	1	01	(วทด์	7		V	′d		1	0	siz	'e	03	1	М	0		Vr	n		

o 1	Decode	fields size	о3	Instruction Details	Feature <mark>Architecture</mark> Version
	_	00		UNALLOCATED	-
0	000	01	0	UNALLOCATED	-
0	000		1	VABS	-
0	000	10	0	VMOV (register) — single-precision scalar	-
0	000	11	0	VMOV (register) — double-precision scalar	-
0	001		0	VNEG	-
0	001		1	VSQRT	-
0	010		0	VCVTB — half-precision to double-precision	-
0	010	01		UNALLOCATED	-
0	010		1	VCVTT — half-precision to double-precision	-
0	011	01	0	VCVTB (BFloat16)	FEAT_AA32BF16Armv8.6
0	011	01	1	VCVTT (BFloat16)	FEAT_AA32BF16Armv8.6
0	011	10	0	VCVTB — single-precision to half-precision	-
0	011	10	1	VCVTT — single-precision to half-precision	-
0	011	11	0	VCVTB — double-precision to half-precision	-
0	011	11	1	VCVTT — double-precision to half-precision	-
0	100		0	VCMP - T1	-
0	100		1	VCMPE — T1	-
0	101		0	VCMP - T2	-
0	101		1	VCMPE — T2	-
0	110		0	VRINTR	-
0	110		1	VRINTZ (floating-point)	-
0	111		0	VRINTX (floating-point)	-
0	111	01	1	UNALLOCATED	-
0	111	10	1	VCVT (between double-precision and single-precision) — single-precision to double-precision	-
0	111	11	1	VCVT (between double-precision and single-precision) — double-precision to single-precision	-
1	000			VCVT (integer to floating-point, floating-point)	-
1	001	01		UNALLOCATED	-
1	001	10		UNALLOCATED	-
1	001	11	0	UNALLOCATED	-

	- 1	Decode		- 2	Instruction Details	Feature Architecture
-	<u>01</u>	opc2	size	<u>o3</u>		Version
	1	001	11	1	<u>VJCVT</u>	FEAT_JSCVTArmv8.3
	1	01x			VCVT (between floating-point and fixed-point, floating-point)	-
	1	100		0	VCVTR	-
	1	100		1	VCVT (floating-point to integer, floating-point)	-
	1	101		0	VCVTR	-
	1	101		1	VCVT (floating-point to integer, floating-point)	-
	1	11x			VCVT (between floating-point and fixed-point, floating-point)	-

Floating-point move immediate

These instructions are under Floating-point data-processing.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	1	1	0	1	D	1	1		imr	n4F	1		٧	⁄d		1	0	si	ze	(0)	0	(0)	0		imn	n4L	.

Decode fields size	Instruction Details	Feature Architecture Version
00	UNALLOCATED	-
01	VMOV (immediate) — half-precision scalar	FEAT_FP16Armv8.2
10	VMOV (immediate) — single-precision scalar	-
11	VMOV (immediate) — double-precision scalar	-

Floating-point data-processing (three registers)

These instructions are under <u>Floating-point data-processing</u>.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
Γ	1	1	1	0	1	1	1	0	00	D	0	1		V	'n			V	ď		1	0	siz	ze	Ν	02	М	0		V	m	

The following constraints also apply to this encoding: 00:D:01 != 1x11

Deco 00:01	de fields size	6 02	Instruction Details
!= 111	00		UNALLOCATED
000		0	VMLA (floating-point)
000		1	VMLS (floating-point)
001		0	VNMLS
001		1	VNMLA
010		0	VMUL (floating-point)
010		1	VNMUL
011		0	VADD (floating-point)
011		1	VSUB (floating-point)
100		0	VDIV
101		0	<u>VFNMS</u>
101		1	VFNMA
110		0	VFMA
110		1	<u>VFMS</u>

Additional Advanced SIMD and floating-point instructions

These instructions are under **System register access**, Advanced SIMD, and floating-point.

15 14 13 12 11 10	9 8 7 6	5 4 3 2 1 0	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
111111	op0	op1	1 op2 op3	op4 op5

The following constraints also apply to this encoding: op0<2:1>!= 11

		Decode	fields			Instruction details
op0	op1	op2	ор3	op4	op5	mstruction details
0xx			0×			Advanced SIMD three registers of the same length extension
100		0	! = 00	0	0	VSELEQ, VSELGE, VSELGT, VSELVS
101	00xxxx	0	!= 00		0	Floating-point minNum/maxNum
101	110000	Θ	!= 00	1	0	Floating-point extraction and insertion
101	111xxx	0	!= 00	1	0	Floating-point directed convert to integer
10x		0	00			Advanced SIMD and floating-point multiply with accumulate
10x		1	0x			Advanced SIMD and floating-point dot product

Advanced SIMD three registers of the same length extension

These instructions are under <u>Additional Advanced SIMD and floating-point instructions</u>.


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	1	1	1	0	or	1	D	or	ວ2		V	'n			V	d		1	Ego	0	op4	N	0	М	U		Vr	n		

	D	ecode f	ìelds			Instruction Details	FeatureArchitecture
op1	op2	ор3	op4	Q	U	Instruction Details	Version
x1	0x	0	0	0	0	VCADD — 64-bit SIMD vector	FEAT_FCMAArmv8.3
x1	0x	0	0	0	1	UNALLOCATED	-
x1	0x	0	0	1	0	VCADD — 128-bit SIMD vector	FEAT_FCMAArmv8.3
x1	0x	0	0	1	1	UNALLOCATED	-
00	0x	0	0			UNALLOCATED	-
00	0x	0	1			UNALLOCATED	-
00	00	1	0	0	0	UNALLOCATED	-
00	00	1	0	0	1	UNALLOCATED	-
00	00	1	0	1	0	VMMLA	FEAT_AA32BF16Armv8.6
00	00	1	0	1	1	UNALLOCATED	-
00	00	1	1	0	0	VDOT (vector) — 64-bit SIMD vector	FEAT_AA32BF16Armv8.6
00	00	1	1	0	1	UNALLOCATED	-
00	00	1	1	1	0	VDOT (vector) — 128-bit SIMD vector	FEAT_AA32BF16Armv8.6
00	00	1	1	1	1	UNALLOCATED	-
00	01	1	0			UNALLOCATED	-
00	01	1	1			UNALLOCATED	-
00	10	0	0		1	VFMAL (vector)	FEAT_FHMArmv8.2
00	10	0	1			UNALLOCATED	-
00	10	1	0	0		UNALLOCATED	-
00	10	1	0	1	0	VSMMLA	FEAT_AA32I8MMArmv8.6

op1	D op2	ecode f op3	ields op4	Q	U	Instruction Details	Feature <mark>Architecture</mark> Version
00	10	1	0	1	1	VUMMLA	FEAT_AA32I8MMArmv8.6
00	10	1	1	0	0	VSDOT (vector) — 64-bit SIMD vector	FEAT_DotProdArmv8.2
00	10	1	1	0	1	VUDOT (vector) — 64-bit SIMD vector	FEAT_DotProdArmv8.2
00	10	1	1	1	0	VSDOT (vector) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
00	10	1	1	1	1	VUDOT (vector) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
00	11	0	0		1	VFMAB, VFMAT (BFloat16, vector)	FEAT_AA32BF16Armv8.6
00	11	0	1			UNALLOCATED	-
00	11	1	0			UNALLOCATED	-
00	11	1	1			UNALLOCATED	-
01	10	0	0		1	VFMSL (vector)	FEAT_FHMArmv8.2
01	10	0	1			UNALLOCATED	-
01	10	1	0	0		UNALLOCATED	-
01	10	1	0	1	0	VUSMMLA	FEAT_AA32I8MMArmv8.6
01	10	1	0	1	1	UNALLOCATED	-
01	10	1	1	0	0	VUSDOT (vector) — 64-bit SIMD vector	FEAT_AA32I8MMArmv8.6
01	10	1	1		1	UNALLOCATED	-
01	10	1	1	1	0	VUSDOT (vector) — 128-bit SIMD vector	FEAT_AA32I8MMArmv8.6
01	11	0	1			UNALLOCATED	-
01	11	1	0			UNALLOCATED	-
01	11	1	1			UNALLOCATED	-
	1x	0	0		0	VCMLA	FEAT_FCMAArmv8.3
10	11	0	1			UNALLOCATED	-
10	11	1	0			UNALLOCATED	-
10	11	1	1			UNALLOCATED	-
11	11	0	1			UNALLOCATED	-
11	11	1	0			UNALLOCATED	-
11	11	1	1			UNALLOCATED	-

Floating-point minNum/maxNum

These instructions are under Additional Advanced SIMD and floating-point instructions.



The following constraints also apply to this encoding: size != 00 && size != 00

Decode fields op	Instruction Details
0	<u>VMAXNM</u>
1	<u>VMINNM</u>

Floating-point extraction and insertion

These instructions are under Additional Advanced SIMD and floating-point instructions.

15 14 13 12 11 10	9 8 7	6 5 4 3 2 1 0	15 14 13 12 11 10	9 8 7 6 5 4	3 2 1 0
1 1 1 1 1 1	1 0 1	D 1 1 0 0 0 0	Vd 1 0	!= 00 op 1 M 0	Vm

size

The following constraints also apply to this encoding: size != 00 && size != 00

	Decode	fields	Instruction Details	Feature Architecture Version
_	size	op	instruction Details	reature refinite cture version
	01		UNALLOCATED	-
	10	0	VMOVX	FEAT_FP16 <mark>Armv8.2</mark>
	10	1	VINS	FEAT_FP16Armv8.2
	11		UNALLOCATED	-

Floating-point directed convert to integer

These instructions are under <u>Additional Advanced SIMD and floating-point instructions</u>.

15 14 13 12 11 10	9 8 7 6 5 4 3 2	1 0 15 14 13 12 11 10	9 8 7 6 5 4	3 2 1 0
1 1 1 1 1 1	1 0 1 D 1 1 1 o1	RM Vd 1 0	!= 00 op 1 M 0	Vm

size

The following constraints also apply to this encoding: size !=00 && size !=00

	Deco	de fields		Instruction Details
o1	RM	size	op	Instruction Details
0		!= 00	1	UNALLOCATED
0	00		0	VRINTA (floating-point)
0	01		0	VRINTN (floating-point)
0	10		0	VRINTP (floating-point)
0	11		0	VRINTM (floating-point)
1	00			VCVTA (floating-point)
1	01			VCVTN (floating-point)
1	10			VCVTP (floating-point)
1	11			VCVTM (floating-point)

Advanced SIMD and floating-point multiply with accumulate

These instructions are under <u>Additional Advanced SIMD and floating-point instructions</u>.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	1	1	1	1	1	1	1	0	op1	D	or	ວ2		V	'n			V	ď		1	0	0	0	Ζ	Q	М	U		Vı	m	

D	ecode f	ìelds		Instruction Details	Feature <mark>Architecture</mark>
op1	op2	Q	U	instruction Details	Version
0			0	VCMLA (by element) — 128-bit SIMD vector of half- precision floating-point	FEAT_FCMAArmv8.3
0	00		1	VFMAL (by scalar)	FEAT_FHMArmv8.2
0	01		1	VFMSL (by scalar)	FEAT_FHMArmv8.2
0	10		1	UNALLOCATED	-
0	11		1	VFMAB, VFMAT (BFloat16, by scalar)	FEAT_AA32BF16Armv8.6
1		0	0	VCMLA (by element) — 64-bit SIMD vector of single- precision floating-point	FEAT_FCMAArmv8.3
1			1	UNALLOCATED	-
1		1	0	VCMLA (by element) — 128-bit SIMD vector of single- precision floating-point	FEAT_FCMAArmv8.3

Advanced SIMD and floating-point dot product

These instructions are under Additional Advanced SIMD and floating-point instructions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	op1	D	Or	ວ2		V	'n			V	'd		1	1	0	op4	N	Q	М	U		Vı	m	\Box

op1	Deco op2	de field op4	s Q	U	Instruction Details	Feature <mark>Architecture</mark> Version
0	00	0			UNALLOCATED	-
0	00	1	0	0	VDOT (by element) — 64-bit SIMD vector	FEAT_AA32BF16Armv8.6
0	00	1		1	UNALLOCATED	-
0	00	1	1	0	VDOT (by element) — 128-bit SIMD vector	FEAT_AA32BF16Armv8.6
0	01	0			UNALLOCATED	-
0	10	0			UNALLOCATED	-
0	10	1	0	0	VSDOT (by element) — 64-bit SIMD vector	FEAT_DotProdArmv8.2
0	10	1	0	1	VUDOT (by element) — 64-bit SIMD vector	FEAT_DotProdArmv8.2
0	10	1	1	0	VSDOT (by element) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
0	10	1	1	1	VUDOT (by element) — 128-bit SIMD vector	FEAT_DotProdArmv8.2
0	11				UNALLOCATED	-
1		0			UNALLOCATED	-
1	00	1	0	0	VUSDOT (by element) — 64-bit SIMD vector	FEAT_AA32I8MMArmv8.6
1	00	1	0	1	VSUDOT (by element) — 64-bit SIMD vector	FEAT_AA32I8MMArmv8.6
1	00	1	1	0	VUSDOT (by element) — 128-bit SIMD vector	FEAT_AA32I8MMArmv8.6
1	00	1	1	1	VSUDOT (by element) — 128-bit SIMD vector	FEAT_AA32I8MMArmv8.6
1	01	1			UNALLOCATED	-
1	1x	1			UNALLOCATED	-

Load/store multiple

These instructions are under <u>32-bit</u>.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	op	oc	0	W	L		R	n		Р	М						reg	gist	er l	list					

Decode opc	fields L	Instruction Details
00	0	SRS, SRSDA, SRSDB, SRSIA, SRSIB — T1
00	1	RFE, RFEDA, RFEDB, RFEIA, RFEIB — T1
01	0	STM, STMIA, STMEA
01	1	LDM, LDMIA, LDMFD
10	0	STMDB, STMFD
10	1	LDMDB, LDMEA
11	0	SRS, SRSDA, SRSDB, SRSIA, SRSIB — T2
11	1	RFE, RFEDA, RFEDB, RFEIA, RFEIB — T2

Load/store dual, load/store exclusive, load-acquire/store-release, and table branch

These instructions are under 32-bit.

15 14 13 12 11 10 9	8 7 6 5 4	3 2 1 0 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
1110100	op0 op1	op2	op3

The following constraints also apply to this encoding: op0<1> == 1

	Decod	e fields		Instruction details
op0	op1	op2	op3	instruction details
0010				Load/store exclusive
0110	0		000	UNALLOCATED
0110	1		000	TBB, TBH
0110			01x	Load/store exclusive byte/half/dual
0110			1xx	Load-acquire / Store-release
0×11		!= 1111		Load/store dual (immediate, post-indexed)
1×10		!= 1111		Load/store dual (immediate)
1x11		!= 1111		Load/store dual (immediate, pre-indexed)
!= 0xx0		1111		LDRD (literal)

Load/store exclusive

These instructions are under Load/store dual, load/store exclusive, load-acquire/store-release, and table branch.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	0	0	1	0	L		R	ln			F	₹t			R	d					im	m8			

Decode fields L	Instruction Details
0	STREX
1	LDREX

Load/store exclusive byte/half/dual

These instructions are under Load/store dual, load/store exclusive, load-acquire/store-release, and table branch.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	0	1	0	0	0	1	1	0	L		R	ln			F	₹t			Rt	2		0	1	S	Z		R	d		

Decod	le fields	Instruction Details
L	SZ	instruction Details
0	00	STREXB
0	01	STREXH
0	10	UNALLOCATED
0	11	STREXD
1	00	LDREXB
1	01	LDREXH
1	10	UNALLOCATED
1	11	LDREXD

Load-acquire / Store-release

These instructions are under Load/store dual, load/store exclusive, load-acquire/store-release, and table branch.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	0	1	1	0	L		R	n			F	₹t			Rt	2		1	ao	S	Z		R	d	

Dec	code fi	elds	Instruction Details
L	op	SZ	instruction Details
0	0	00	STLB
0	0	01	STLH

Dec	code fi	elds	Instruction Details
L	op	SZ	instruction Details
0	0	10	STL
0	0	11	UNALLOCATED
0	1	00	STLEXB
0	1	01	STLEXH
0	1	10	STLEX
0	1	11	STLEXD
1	0	00	LDAB
1	0	01	LDAH
1	0	10	LDA
1	0	11	UNALLOCATED
1	1	00	LDAEXB
1	1	01	LDAEXH
1	1	10	LDAEX
1	1	11	LDAEXD

Load/store dual (immediate, post-indexed)

These instructions are under Load/store dual, load/store exclusive, load-acquire/store-release, and table branch.

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	0	1	0	0	0	U	1	1	L	!	= 1	111	1		P	₹t			Rt	2					im	m8			
														R	'n																	

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode fields L	Instruction Details
0	STRD (immediate)
1	LDRD (immediate)

Load/store dual (immediate)

These instructions are under Load/store dual, load/store exclusive, load-acquire/store-release, and table branch.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	1	J	1	0	ш		= 1	11:	1		R	₹t			Rt	2					im	m8			
													R	n																	

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode fields L	Instruction Details
0	STRD (immediate)
1	LDRD (immediate)

Load/store dual (immediate, pre-indexed)

These instructions are under Load/store dual, load/store exclusive, load-acquire/store-release, and table branch.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0	1	U	1	1	L	-:	= 1	111	1		F	۲t			Rt	t2					im	m8			

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode fields L	Instruction Details
0	STRD (immediate)
1	LDRD (immediate)

Data-processing (shifted register)

These instructions are under 32-bit.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	0	1		op	շ1		S		R	ln		(0)	ir	nm	3		R	d		im	m2	sty	/pe		Rı	m	

op1	s	I Rn	Decode fields imm3:imm2:stype	Rd	Instruction Details
0000	0				AND, ANDS (register) — AND, rotate right with extend
0000	1		!= 0000011	!= 1111	AND, ANDS (register) — ANDS, shift or rotate by value
0000	1		!= 0000011	1111	TST (register) — shift or rotate by value
0000	1		0000011	!= 1111	AND, ANDS (register) — ANDS, rotate right with extend
0000	1		0000011	1111	TST (register) — rotate right with extend
0001					BIC, BICS (register)
0010	0	!= 1111			ORR, ORRS (register) — ORR
0010	0	1111			MOV, MOVS (register) — MOV
0010	1	!= 1111			ORR, ORRS (register) — ORRS
0010	1	1111			MOV, MOVS (register) — MOVS
0011	0	!= 1111			ORN, ORNS (register) — not flag setting
0011	0	1111			MVN, MVNS (register) — MVN
0011	1	!= 1111			ORN, ORNS (register) — flag setting
0011	1	1111			MVN, MVNS (register) — MVNS
0100	0				EOR, EORS (register) — EOR, rotate right with extend
0100	1		!= 0000011	!= 1111	EOR, EORS (register) — EORS, shift or rotate by value
0100	1		!= 0000011	1111	TEQ (register) — shift or rotate by value
0100	1		0000011	!= 1111	EOR, EORS (register) — EORS, rotate right with extend
0100	1		0000011	1111	TEQ (register) — rotate right with extend
0101					UNALLOCATED
0110	0		xxxxx00		РКНВТ, РКНТВ — РКНВТ
0110	0		xxxxx01		UNALLOCATED
0110	0		xxxxx10		РКНВТ, РКНТВ — РКНТВ
0110	0		xxxxx11		UNALLOCATED
0111					UNALLOCATED
1000	0	!= 1101			ADD, ADDS (register) — ADD

Decode fields Instruction Details imm3:imm2:stype op1 \mathbf{S} Rn Rd 1000 0 1101 ADD, ADDS (SP plus register) — ADD 1000 1 != != ADD, ADDS (register) — ADDS 1101 1111 1000 1 1101 != ADD, ADDS (SP plus register) — ADDS 1111 1000 1111 1 CMN (register) 1001 UNALLOCATED 1010 ADC, ADCS (register) 1011 SBC, SBCS (register) 1100 UNALLOCATED 1101 0 != SUB, SUBS (register) — SUB 1101 1101 1101 0 SUB, SUBS (SP minus register) — SUB 1101 1 != != SUB, SUBS (register) — SUBS 1101 1111 1101 1 1101 != SUB, SUBS (SP minus register) — SUBS 1111 1111 1101 1 CMP (register) 1110 RSB, RSBS (register) 1111 UNALLOCATED

Branches and miscellaneous control

These instructions are under 32-bit.

1	5 14 13 12 13	1 10 9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г	11110	op0	o	o1		O	o2					1		орЗ	3		(op4				op5					\Box

		Decode	fields			Instruction details
op0	op1	op2	ор3	op4	op5	instituction details
0	1110	0x	0x0		0	MSR (register)
0	1110	0×	0×0		1	MSR (Banked register)
0	1110	10	0×0	000		<u>Hints</u>
0	1110	10	0×0	!= 000		Change processor state
0	1110	11	0×0			Miscellaneous system
0	1111	00	0×0			BXJ
0	1111	01	0×0			Exception return
0	1111	1x	0×0		0	MRS
0	1111	1x	0×0		1	MRS (Banked register)
1	1110	00	000			<u>DCPS</u>
1	1110	00	010			UNALLOCATED
1	1110	01	0×0			UNALLOCATED
1	1110	1x	0×0			UNALLOCATED
1	1111	0x	0×0			UNALLOCATED
1	1111	1x	0×0			Exception generation
	!= 111x		0×0			В — ТЗ
			0×1			B — T4
			1x0			BL, BLX (immediate) — T2
			1x1			BL, BLX (immediate) — T1

Hints

These instructions are under **Branches and miscellaneous control**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	1	0	1	0	(1)	(1)	(1)	(1)	1	0	(0)	0	(0)	0	0	0		hi	nt			qo	tion	

Decod hint	le fields option	Instruction Details	Feature Architecture Version
0000	0000	NOP	-
0000	0001	YIELD	-
0000	0010	<u>WFE</u>	-
0000	0011	<u>WFI</u>	-
0000	0100	SEV	-
0000	0101	SEVL	-
0000	011x	Reserved hint, behaves as NOP	-
0000	1xxx	Reserved hint, behaves as NOP	-
0001	0000	ESB	FEAT_RASArmv8.2
0001	0001	Reserved hint, behaves as NOP	-
0001	0010	TSB CSYNC	FEAT_TRFArmv8.4
0001	0011	Reserved hint, behaves as NOP	-
0001	0100	CSDB	-
0001	0101	Reserved hint, behaves as NOP	-
0001	011x	Reserved hint, behaves as NOP	-
0001	1xxx	Reserved hint, behaves as NOP	-
001x		Reserved hint, behaves as NOP	-
01xx		Reserved hint, behaves as NOP	-
10xx		Reserved hint, behaves as NOP	-
110x		Reserved hint, behaves as NOP	-
1110		Reserved hint, behaves as NOP	-
1111		DBG	-

Change processor state

These instructions are under **Branches and miscellaneous control**.

										-		-				-						10	-	_		-		 			0
Γ	1	1	1	1	0	0	1	1	1	0	1	0	(1)	(1)	(1)	(1)	1	0	(0)	0	(0)	im	od	М	Α		F	n	nod	e	

The following constraints also apply to this encoding: imod:M != 000

Decode 1	ields	Instruction Details
imod	\mathbf{M}	instruction Details
00	1	CPS, CPSID, CPSIE — change mode
01		UNALLOCATED
10		CPS, CPSID, CPSIE — interrupt enable and change mode
11		CPS, CPSID, CPSIE — interrupt disable and change mode

Miscellaneous system

These instructions are under **Branches** and miscellaneous control.

					10	-	_	-	-	_		_			-							-	_	-	-	_	_	2	1	0
1	1	1	1	0	0	1	1	1	0	1	1	(1)	(1)	(1)	(1)	1	0	(0)	0	(1)	(1)	(1)	(1)		op	oc		opt	ion	

Deco	ode fields	Instruction Details
opc	option	Instruction Details
000x		UNALLOCATED
0010		CLREX
0011		UNALLOCATED
0100	!= 0×00	<u>DSB</u>
0100	0000	SSBB
0100	0100	PSSBB
0101		DMB
0110		ISB
0111		SB
1xxx		UNALLOCATED

Exception return

These instructions are under **Branches and miscellaneous control**.

15												 		 								 6	5	4	3	2	1	0
1	1	1	1	0	0	1	1	1	1	0	1	R	n	1	0	(0)	0	(1)	(1)	(1)	(1)			im	m8			

The second secon	code fields Rn:imm8	Instruction Details
!= 11	1000000000	SUB, SUBS (immediate)
111	90909090	ERET
Rn	ecode fields imm8	Instruction Details
	!= 0000000	SUB, SUBS (immediate)
1110	00000000	ERET

DCPS

These instructions are under **Branches and miscellaneous control**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1	1	0	0	0		im	m4		1	0	0	0					imn	n10)				op	ot

imm4	Decode fields imm10	opt	Instruction Details
!= 1111			UNALLOCATED
1111	!= 0000000000		UNALLOCATED
1111	0000000000	00	UNALLOCATED
1111	000000000	01	DCPS1
1111	0000000000	10	DCPS2
1111	000000000	11	DCPS3

Exception generation

These instructions are under **Branches and miscellaneous control**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1	1	1	1	o1		imı	m4		1	0	02	0						imn	n12					

Decode	e fields	Instruction Details
o1	ο2	instruction Details
0	0	HVC

Dec	od	e fields	Instruction Details
o1		ο2	instruction Details
0		1	UNALLOCATED
1		0	SMC
1		1	UDF

Data-processing (modified immediate)

These instructions are under <u>32-bit</u>.

_15	14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	0		or	1		S		R	ln		0	ir	nm	3		R	d					im	m8			

op1	s S	Decode fields Rn	Rd	Instruction Details
0000	0		110	AND, ANDS (immediate) — AND
0000	1		!= 1111	AND, ANDS (immediate) — ANDS
0000	1		1111	TST (immediate)
0001				BIC, BICS (immediate)
0010	0	!= 1111		ORR, ORRS (immediate) — ORR
0010	0	1111		MOV, MOVS (immediate) — MOV
0010	1	!= 1111		ORR, ORRS (immediate) — ORRS
0010	1	1111		MOV, MOVS (immediate) — MOVS
0011	0	!= 1111		ORN, ORNS (immediate) — not flag setting
0011	0	1111		MVN, MVNS (immediate) — MVN
0011	1	!= 1111		ORN, ORNS (immediate) — flag setting
0011	1	1111		MVN, MVNS (immediate) — MVNS
0100	0			EOR, EORS (immediate) — EOR
0100	1		!= 1111	EOR, EORS (immediate) — EORS
0100	1		1111	TEQ (immediate)
0101				UNALLOCATED
011x				UNALLOCATED
1000	0	!= 1101		ADD, ADDS (immediate) — ADD
1000	0	1101		ADD, ADDS (SP plus immediate) — ADD
1000	1	!= 1101	!= 1111	ADD, ADDS (immediate) — ADDS
1000	1	1101	!= 1111	ADD, ADDS (SP plus immediate) — ADDS
1000	1		1111	CMN (immediate)
1001				UNALLOCATED
1010				ADC, ADCS (immediate)
1011				SBC, SBCS (immediate)
1100				UNALLOCATED
1101	0	!= 1101		SUB, SUBS (immediate) — SUB
1101	0	1101		SUB, SUBS (SP minus immediate) — SUB
1101	1	!= 1101	!= 1111	SUB, SUBS (immediate) — SUBS
1101	1	1101	!= 1111	SUB, SUBS (SP minus immediate) — SUBS
1101	1		1111	CMP (immediate)
1110				RSB, RSBS (immediate)
1111				UNALLOCATED

Data-processing (plain binary immediate)

These instructions are under 32-bit.

15 14 13 12 11	10 9	8 7	6 5	4	3	2 1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
11110	1	op0	op1	0				0															

	Decodo op0	e fields op1	Instruction details
	0	0x	Data-processing (simple immediate)
	0	10	Move Wide (16-bit immediate)
	0	11	UNALLOCATED
ſ	1		Saturate, Bitfield

Data-processing (simple immediate)

These instructions are under <u>Data-processing</u> (plain binary immediate).

												 		 	14			 10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	1	0	o1	0	о2	0	R	ln	0	in	nm:	W	R	d					im	m8			

	Decod	e fields	Instruction Details
o1	o2	Rn	Instruction Details
0	0	!= 11x1	ADD, ADDS (immediate)
0	0	1101	ADD, ADDS (SP plus immediate)
0	0	1111	ADR — T3
0	1		UNALLOCATED
1	0		UNALLOCATED
1	1	!= 11x1	SUB, SUBS (immediate)
1	1	1101	SUB, SUBS (SP minus immediate)
1	1	1111	ADR — T2

Move Wide (16-bit immediate)

These instructions are under **Data-processing** (plain binary immediate).

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	i	1	0	o1	1	0	0		im	m4		0	i	mm	3		R	d					im	m8			

Decode fields o1	Instruction Details
0	MOV, MOVS (immediate)
1	MOVT

Saturate, Bitfield

These instructions are under <u>Data-processing</u> (<u>plain binary immediate</u>).

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	(0)	1	1	(op1		0		R	ln		0	İI	mm	3		R	d		im	m2	(0)		wi	dthr	n1	

	Decoae i	ieias	Instruction Details
op1	Rn	imm3:imm2	instruction Details
000			SSAT — logical shift left
001		!= 00000	SSAT — arithmetic shift right
001		00000	SSAT16

	Decode f	ields	Instruction Details
op1	Rn	imm3:imm2	instruction Details
010			SBFX
011	!= 1111		BFI
011	1111		BFC
100			USAT — logical shift left
101		!= 00000	USAT — arithmetic shift right
101		00000	USAT16
110			UBFX
111			UNALLOCATED

Advanced SIMD element or structure load/store

These instructions are under 32-bit.

15 14 13 12 11 10 9	8 7 6 5	4 3 2	2 1 0 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
11111001	op0	0	op1	

Deco op0	de fields op1	Instruction details
0		Advanced SIMD load/store multiple structures
1	11	Advanced SIMD load single structure to all lanes
1	!= 11	Advanced SIMD load/store single structure to one lane

Advanced SIMD load/store multiple structures

These instructions are under <u>Advanced SIMD element or structure load/store</u>.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	0	D	L	0		R	n			V	'd			ity	pe		si	ze	ali	gn		Ri	m	

Dece L	ode fields itype	Instruction Details
0	000x	VST4 (multiple 4-element structures)
0	0010	VST1 (multiple single elements) — T4
0	0011	VST2 (multiple 2-element structures) — T2
0	010x	VST3 (multiple 3-element structures)
0	0110	VST1 (multiple single elements) — T3
0	0111	VST1 (multiple single elements) — T1
0	100x	VST2 (multiple 2-element structures) — T1
0	1010	VST1 (multiple single elements) — T2
1	000x	VLD4 (multiple 4-element structures)
1	0010	VLD1 (multiple single elements) — T4
1	0011	VLD2 (multiple 2-element structures) — T2
1	010x	VLD3 (multiple 3-element structures)
	1011	UNALLOCATED
1	0110	VLD1 (multiple single elements) — T3
1	0111	VLD1 (multiple single elements) — T1
	11xx	UNALLOCATED
1	100x	VLD2 (multiple 2-element structures) — T1
1	1010	VLD1 (multiple single elements) $-$ T2

Advanced SIMD load single structure to all lanes

These instructions are under <u>Advanced SIMD element or structure load/store</u>.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	1	D	L	0		P	ln				⁄d		1	1	N	1	si	ze	Т	а		R	m	\Box

Dec	ode fie	elds	Instruction Details
L	N	a	instruction Details
0			UNALLOCATED
1	00		VLD1 (single element to all lanes)
1	01		VLD2 (single 2-element structure to all lanes)
1	10	0	VLD3 (single 3-element structure to all lanes)
1	10	1	UNALLOCATED
1	11		VLD4 (single 4-element structure to all lanes)

Advanced SIMD load/store single structure to one lane

These instructions are under Advanced SIMD element or structure load/store.

												2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
1	 1	1	1	1	0	0	1	1	D	L	0	R	ın			٧	ď		!=	11	١	1	ind	dex	_ali	gn		R	m	
																			si	ze										

The following constraints also apply to this encoding: size != 11 && size != 11

De L	code fie size	elds N	Instruction Details
0	00	00	VST1 (single element from one lane) — T1
0	00	01	VST2 (single 2-element structure from one lane) — T1
0	00	10	VST3 (single 3-element structure from one lane) $-$ T1
0	00	11	VST4 (single 4-element structure from one lane) $-$ T1
0	01	00	VST1 (single element from one lane) — T2
0	01	01	VST2 (single 2-element structure from one lane) $-$ T2
0	01	10	VST3 (single 3-element structure from one lane) — T2
0	01	11	VST4 (single 4-element structure from one lane) $-$ T2
0	10	00	VST1 (single element from one lane) $-$ T3
0	10	01	VST2 (single 2-element structure from one lane) $-$ T3
0	10	10	VST3 (single 3-element structure from one lane) $-$ T3
0	10	11	VST4 (single 4-element structure from one lane) $-$ T3
1	00	00	VLD1 (single element to one lane) $-$ T1
1	00	01	VLD2 (single 2-element structure to one lane) $-$ T1
1	00	10	VLD3 (single 3-element structure to one lane) $-$ T1
1	00	11	VLD4 (single 4-element structure to one lane) $-$ T1
1	01	00	VLD1 (single element to one lane) $-$ T2
1	01	01	VLD2 (single 2-element structure to one lane) $-$ T2
1	01	10	VLD3 (single 3-element structure to one lane) $-$ T2
1	01	11	VLD4 (single 4-element structure to one lane) $-$ T2
1	10	00	VLD1 (single element to one lane) $-$ T3
1	10	01	VLD2 (single 2-element structure to one lane) $-$ T3
1	10	10	VLD3 (single 3-element structure to one lane) $-$ T3
1	10	11	VLD4 (single 4-element structure to one lane) $-$ T3

Load/store single

These instructions are under 32-bit.

15 14 13 12 11 10 9	8 7	6 5 4	3 2 1 0	15 14 13 12 1	11 10 9 8 7 6	5 4 3 2 1 0
1111100	op0	op1	op2		op3	

The following constraints also apply to this encoding: op0<1>:op1 != 10

op0	De op1	ecode fields op2	ор3	Instruction details
00	Opi	!= 1111	000000	Load/store, unsigned (register offset)
00		!= 1111	000001	UNALLOCATED
00		!= 1111	00001x	UNALLOCATED
00		!= 1111	0001xx	UNALLOCATED
00		!= 1111	001xx	UNALLOCATED
00		!= 1111	01xxx	UNALLOCATED
00		!= 1111	10x0xx	UNALLOCATED
00		!= 1111	10x1xx	Load/store, unsigned (immediate, post-indexed)
00		!= 1111	1100xx	Load/store, unsigned (negative immediate)
00		!= 1111	1110xx	Load/store, unsigned (unprivileged)
00		!= 1111	11x1xx	Load/store, unsigned (immediate, pre-indexed)
01		!= 1111		Load/store, unsigned (positive immediate)
0x		1111		Load, unsigned (literal)
10	1	!= 1111	000000	Load/store, signed (register offset)
10	1	!= 1111	000001	UNALLOCATED
10	1	!= 1111	00001x	UNALLOCATED
10	1	!= 1111	0001xx	UNALLOCATED
10	1	!= 1111	001xxx	UNALLOCATED
10	1	!= 1111	01xxxx	UNALLOCATED
10	1	!= 1111	10x0xx	UNALLOCATED
10	1	!= 1111	10x1xx	Load/store, signed (immediate, post-indexed)
10	1	!= 1111	1100xx	Load/store, signed (negative immediate)
10	1	!= 1111	1110xx	Load/store, signed (unprivileged)
10	1	!= 1111	11x1xx	Load/store, signed (immediate, pre-indexed)
	-			

Load/store, unsigned (register offset)

11

1x

1

1

These instructions are under **Load/store single**.

!= 1111

1111

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	0	0	si	ze	Ш	!	= 1	111	1		P	₹t		0	0	0	0	0	0	imı	m2		R	m	
													R	ln																	

Load, signed (literal)

Load/store, signed (positive immediate)

The following constraints also apply to this encoding: Rn !=1111 && Rn !=1111

D	ecod	e fields	Instruction Details
size	L	Rt	instruction Details
00	0		STRB (register)
00	1	!= 1111	LDRB (register)
00	1	1111	PLD, PLDW (register) — preload read

D	ecode	fields	Instruction Details
size	L	Rt	Instruction Details

SIZC		110	
01	0		STRH (register)
01	1	!= 1111	LDRH (register)
01	1	1111	PLD, PLDW (register) — preload write
10	0		STR (register)
10	1		LDR (register)
11			UNALLOCATED

Load/store, unsigned (immediate, post-indexed)

These instructions are under **Load/store single**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	0	0	si	ze	L	!	= 1	111	1		F	₹t		1	0	J	1				im	m8			
													_																		


Rn

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode f	fields L	Instruction Details
00	0	STRB (immediate)
00	1	LDRB (immediate)
01	0	STRH (immediate)
01	1	LDRH (immediate)
10	0	STR (immediate)
10	1	LDR (immediate)
11		UNALLOCATED

Load/store, unsigned (negative immediate)

These instructions are under <u>Load/store single</u>.



The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode fields size I Bt Instruction Details

size	L	Κt	
00	0		STRB (immediate)
00	1	!= 1111	LDRB (immediate)
00	1	1111	PLD, PLDW (immediate) — preload read
01	0		STRH (immediate)
01	1	!= 1111	LDRH (immediate)
01	1	1111	PLD, PLDW (immediate) — preload write
10	0		STR (immediate)
10	1		LDR (immediate)
11			UNALLOCATED

Load/store, unsigned (unprivileged)

These instructions are under **Load/store single**.

15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	0	0	size	L	!	= 1	.11	1		P	Rt		1	1	1	0				im	m8			
												R	n																	

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode i	fields L	Instruction Details
00	0	STRBT
00	1	LDRBT
01	0	STRHT
01	1	LDRHT
10	0	STRT
10	1	LDRT
11		UNALLOCATED

Load/store, unsigned (immediate, pre-indexed)

These instructions are under Load/store single.

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	0	0	siz	ze	L		3 2 1 0 1! != 1111			P	₹t		1	1	כ	1				im	m8				
													П																		

Rn

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode i	fields L	Instruction Details
00	0	STRB (immediate)
00	1	LDRB (immediate)
01	0	STRH (immediate)
01	1	LDRH (immediate)
10	0	STR (immediate)
10	1	LDR (immediate)
11		UNALLOCATED

Load/store, unsigned (positive immediate)

These instructions are under Load/store single.

15	14	13	12	11	10	9	8	7	6 5	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	0	1	size	<u> </u>	L	!	= 1	11:	1		F	₹t							imn	n12					
													R	n																	

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

00	U		STRB (immediate)
00	1	!= 1111	LDRB (immediate)
00	1	1111	PLD, PLDW (immediate) — preload read

D	ecode	fields	Instruction Details
size	T.	Rt	Instruction Details

3120		110	
01	0		STRH (immediate)
01	1	!= 1111	LDRH (immediate)
01	1	1111	PLD, PLDW (immediate) — preload write
10	0		STR (immediate)
10	1		LDR (immediate)

Load, unsigned (literal)

These instructions are under **Load/store single**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	0	U	siz	ze	L	1	1	1	1		F	₹t							imn	ո12					

D	ecod	e fields	Instruction Details
size	L	Rt	instruction Details
0×	1	1111	PLD (literal)
00	1	!= 1111	LDRB (literal)
01	1	!= 1111	LDRH (literal)
10	1		LDR (literal)
11			UNALLOCATED

Load/store, signed (register offset)

These instructions are under **Load/store single**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	0	si	ze	1	!	= 1	111	1		P	λt		0	0	0	0	0	0	imı	m2		Rı	n	
					•					•	•		R	₹n												•	•		•		

The following constraints also apply to this encoding: Rn !=1111 && Rn !=1111

Dec size	ode fields Rt	Instruction Details
00	!= 1111	LDRSB (register)
00	1111	PLI (register)
01	!= 1111	LDRSH (register)
01	1111	Reserved hint, behaves as NOI

Load/store, signed (immediate, post-indexed)

UNALLOCATED

These instructions are under **Load/store single**.

1x

15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	0	size	1		! = 1	111	1		P	₹t		1	0	U	1				imı	m8			
												R	ln																	

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode fields size	Instruction Details
00	LDRSB (immediate)

Decode fields size	Instruction Details
01	LDRSH (immediate)
1x	UNALLOCATED

Load/store, signed (negative immediate)

These instructions are under <u>Load/store single</u>.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	0	si	ze	1	-	= 1	111	1		P	₹t		1	1	0	0				im	m8			
`													ם																		

Rn

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Dec	ode fields	Instruction Details
size	Rt	instruction Details
00	!= 1111	LDRSB (immediate)
00	1111	PLI (immediate, literal)
01	!= 1111	LDRSH (immediate)
01	1111	Reserved hint, behaves as NOP
1x		UNALLOCATED

Load/store, signed (unprivileged)

These instructions are under **Load/store single**.

15	14	13	12	11	10	9	8	7	6 5	4		3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	0	size	1	.]	!=	1	11:	L		P	₹t		1	1	1	0				im	m8			
													R	n																	

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode fields size	Instruction Details
00	LDRSBT
01	LDRSHT
1x	UNALLOCATED

Load/store, signed (immediate, pre-indexed)

These instructions are under Load/store single.

15	5 1	.4	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		1	1	1	1	0	0	1	0	si	ze	1		!=]	111	1		P	₹t		1	1	כ	1				imı	m8			
														F	≀n																	

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Decode fields size	Instruction Details
00	LDRSB (immediate)
01	LDRSH (immediate)
1x	UNALLOCATED

Load/store, signed (positive immediate)

These instructions are under **Load/store single**.

															14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	1	si	ze	1	 = 1	111	1	P	Rt							imn	n12	<u> </u>				
												ם	'n																

The following constraints also apply to this encoding: Rn != 1111 && Rn != 1111

Dec	ode fields	Instruction Details
size	Rt	instruction Details
00	!= 1111	LDRSB (immediate)
00	1111	PLI (immediate, literal)
01	!= 1111	LDRSH (immediate)
01	1111	Reserved hint, behaves as NOP

Load, signed (literal)

These instructions are under **Load/store single**.

15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	0	1	U	size	1	1	1	1	1		Rt							imn	n12)				

	Dec	ode fields	Instruction Details
5	size	Rt	instruction Details
	00	!= 1111	LDRSB (literal)
	00	1111	PLI (immediate, literal)
	01	!= 1111	LDRSH (literal)
	01	1111	Reserved hint, behaves as NOP
	1x		UNALLOCATED

Data-processing (register)

These instructions are under 32-bit.

15 14 13 12 11 10 9	8	7	6	5	4	3	2	1	0	15	14 13	12	11 1	9	8	7	6	5	4	3	2	1	0
11111010)go)								opl						10	ວ2					

op0	Decode field op1	s op2	Instruction details
0	1111	0000	MOV, MOVS (register-shifted register) — T2, Flag setting
0	1111	0001	UNALLOCATED
0	1111	001x	UNALLOCATED
0	1111	01xx	UNALLOCATED
0	1111	1xxx	Register extends
1	1111	0xxx	Parallel add-subtract
1	1111	10xx	Data-processing (two source registers)
1	1111	11xx	UNALLOCATED
	!= 1111		UNALLOCATED

Register extends

These instructions are under <u>Data-processing (register)</u>.

	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1	1	1	1	0	1	0	0	op1	U		R	n		1	1	1	1		R	d		1	(0)	rot	ate		Rı	m	

D	ecod	e fields	Instruction Details
op1	U	Rn	instruction Details
00	0	!= 1111	SXTAH
00	0	1111	SXTH
00	1	!= 1111	UXTAH
00	1	1111	UXTH
01	0	!= 1111	SXTAB16
01	0	1111	SXTB16
01	1	!= 1111	UXTAB16
01	1	1111	UXTB16
10	0	!= 1111	SXTAB
10	0	1111	SXTB
10	1	!= 1111	UXTAB
10	1	1111	UXTB
11			UNALLOCATED

Parallel add-subtract

These instructions are under $\underline{\text{Data-processing (register)}}$.

1!	5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		1	1	1	1	0	1	0	1		op1	_		R	ln		1	1	1	1		R	d		0	U	Н	S		R	m	

De op1	code U	fields H	S	Instruction Details
000	0	0	0	SADD8
000	0	0	1	QADD8
000	0	1	0	SHADD8
000	0	1	1	UNALLOCATED
000	1	0	0	UADD8
000	1	0	1	UQADD8
000	1	1	0	UHADD8
000	1	1	1	UNALLOCATED
001	0	0	0	SADD16
001	0	0	1	QADD16
001	0	1	0	SHADD16
001	0	1	1	UNALLOCATED
001	1	0	0	UADD16
001	1	0	1	UQADD16
001	1	1	0	UHADD16
001	1	1	1	UNALLOCATED
010	0	0	0	SASX
010	0	0	1	QASX
010	0	1	0	SHASX
010	0	1	1	UNALLOCATED
010	1	0	0	UASX
010	1	0	1	UQASX
010	1	1	0	UHASX
010	1	1	1	UNALLOCATED

_	code	fields	3	Instruction Details
op1	U	H	<u>S</u>	instruction becaus
100	0	0	0	SSUB8
100	0	0	1	QSUB8
100	0	1	0	SHSUB8
100	0	1	1	UNALLOCATED
100	1	0	0	USUB8
100	1	0	1	UQSUB8
100	1	1	0	UHSUB8
100	1	1	1	UNALLOCATED
101	0	0	0	SSUB16
101	0	0	1	QSUB16
101	0	1	0	SHSUB16
101	0	1	1	UNALLOCATED
101	1	0	0	USUB16
101	1	0	1	UQSUB16
101	1	1	0	UHSUB16
101	1	1	1	UNALLOCATED
110	0	0	0	SSAX
110	0	0	1	QSAX
110	0	1	0	SHSAX
110	0	1	1	UNALLOCATED
110	1	0	0	USAX
110	1	0	1	UQSAX
110	1	1	0	UHSAX
110	1	1	1	UNALLOCATED
111				UNALLOCATED

Data-processing (two source registers)

These instructions are under <u>Data-processing (register)</u>.

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	1	0	1		op1			F	₹n		1	1	1	1		R	d		1	0	or	2		R	m	

Decode op1	e fields op2	Instruction Details
000	00	QADD
000	01	QDADD
000	10	QSUB
000	11	QDSUB
001	00	REV
001	01	REV16
001	10	RBIT
001	11	REVSH
010	00	SEL
010	01	UNALLOCATED
010	1x	UNALLOCATED
011	00	CLZ
011	01	UNALLOCATED
011	1x	UNALLOCATED

Decode op1	e fields op2	Instruction Details
100	00	CRC32 — CRC32B
100	01	CRC32 — CRC32H
100	10	CRC32 — CRC32W
100	11	CONSTRAINED UNPREDICTABLE
101	00	CRC32C — CRC32CB
101	01	CRC32C — CRC32CH
101	10	CRC32C — CRC32CW
101	11	CONSTRAINED UNPREDICTABLE
11x		UNALLOCATED

The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in ${\it CONSTRAINED}$ UNPREDICTABLE behavior for A32 and T32 instruction encodings

Multiply, multiply accumulate, and absolute difference

These instructions are under 32-bit.

15 14 13 12 11 10 9 8 7	6 5 4 3 2 1	0 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
111110110		op0	

Decode fields op0	Instruction details						
00	Multiply and absolute difference						
01	UNALLOCATED						
1x	UNALLOCATED						

Multiply and absolute difference

These instructions are under Multiply, multiply accumulate, and absolute difference.

_1	.5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	1	1	0		on1			F	≀n			P	la			R	d		0	0	or	2		R	m	

op1	Decode fields Ra	op2	Instruction Details						
000	!= 1111	<u>00</u>	MLA, MLAS						
000		01	MLS						
000		1x	UNALLOCATED						
000	1111	00	MUL, MULS						
001	!= 1111	00	SMLABB, SMLABT, SMLATB, SMLATT — SMLABB						
001	!= 1111	01	SMLABB, SMLABT, SMLATB, SMLATT — SMLABT						
001	!= 1111	10	SMLABB, SMLABT, SMLATB, SMLATT — SMLATB						
001	!= 1111	11	SMLABB, SMLABT, SMLATB, SMLATT — SMLATT						
001	1111	00	SMULBB, SMULBT, SMULTB, SMULTT — SMULBB						
001	1111	01	SMULBB, SMULBT, SMULTB, SMULTT — SMULBT						
001	1111	10	SMULBB, SMULBT, SMULTB, SMULTT — SMULTB						
001	1111	11	SMULBB, SMULBT, SMULTB, SMULTT — SMULTT						
010	!= 1111	00	SMLAD, SMLADX — SMLAD						
010	!= 1111	01	SMLAD, SMLADX — SMLADX						
010		1x	UNALLOCATED						

Decode field:	S	Instruction Details
Ra	op2	Instruction Details

Decoue neius		Instruction Details								
Ra	op2	Instruction Details								
1111	00	SMUAD, SMUADX — SMUAD								
1111	01	SMUAD, SMUADX — SMUADX								
!= 1111	00	SMLAWB, SMLAWT — SMLAWB								
!= 1111	01	SMLAWB, SMLAWT — SMLAWT								
	1x	UNALLOCATED								
1111	00	SMULWB, SMULWT — SMULWB								
1111	01	SMULWB, SMULWT — SMULWT								
!= 1111	00	SMLSD, SMLSDX — SMLSD								
!= 1111	01	SMLSD, SMLSDX — SMLSDX								
	1x	UNALLOCATED								
1111	00	SMUSD, SMUSDX — SMUSD								
1111	01	SMUSD, SMUSDX — SMUSDX								
!= 1111	00	SMMLA, SMMLAR — SMMLA								
!= 1111	01	SMMLA, SMMLAR — SMMLAR								
	1x	UNALLOCATED								
1111	00	SMMUL, SMMULR — SMMUL								
1111	01	SMMUL, SMMULR — SMMULR								
	00	SMMLS, SMMLSR — SMMLS								
	01	SMMLS, SMMLSR — SMMLSR								
	1x	UNALLOCATED								
!= 1111	00	USADA8								
	01	UNALLOCATED								
	1x	UNALLOCATED								
1111	00	USAD8								
	1111 1111 != 1111 != 1111 1111 != 1111 != 1111 != 1111 != 1111 != 1111 != 1111	1111 00 1111 01 != 1111 00 != 1111 01 1111 00 1111 01 != 1111 01 != 1111 01 != 1111 00 != 1111 01 != 1111 01 != 1111 01 1111 00 1111 01 00 01 1x 01 != 1111 00 01 1x != 1111 00 01 1x								

Long multiply and divide

These instructions are under <u>32-bit</u>.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	1	1	1		op1			P	ln			Ro	lLo			Rd	lHi			op	2			R	m	

Decode fields Instruction Details op1 op2

000	!= 0000	UNALLOCATED
000	0000	SMULL, SMULLS
001	!= 1111	UNALLOCATED
001	1111	SDIV
010	!= 0000	UNALLOCATED
010	0000	UMULL, UMULLS
011	!= 1111	UNALLOCATED
011	1111	UDIV
100	0000	SMLAL, SMLALS
100	0001	UNALLOCATED
100	001x	UNALLOCATED
100	01xx	UNALLOCATED
100	1000	SMLALBB, SMLALBT, SMLALTB, SMLALTT — SMLALBB
100	1001	SMLALBB, SMLALBT, SMLALTB, SMLALTT — SMLALBT
100	1010	SMLALBB, SMLALBT, SMLALTB, SMLALTT — SMLALTB

Decode fields op1 op2 Instruction Details

100	1011	SMLALBB, SMLALBT, SMLALTB, SMLALTT — SMLALTT
100	1100	SMLALD, SMLALDX — SMLALD
100	1101	SMLALD, SMLALDX — SMLALDX
100	111x	UNALLOCATED
101	0xxx	UNALLOCATED
101	10xx	UNALLOCATED
101	1100	SMLSLD, SMLSLDX — SMLSLD
101	1101	SMLSLD, SMLSLDX — SMLSLDX
101	111x	UNALLOCATED
110	0000	UMLAL, UMLALS
110	0001	UNALLOCATED
110	001x	UNALLOCATED
110	010x	UNALLOCATED
110	0110	UMAAL
110	0111	UNALLOCATED
110	1xxx	UNALLOCATED
111		UNALLOCATED

 $\begin{array}{c} \text{Internal version only: isa } \\ \text{v01_24} \\ \text{v01_19} \\ \text{pseudocode } \\ \text{v2020-12} \\ \text{v2020-12} \\ \text{v2020-09_xml} \\ \text{sve } \\ \text{v2020-12-3-g87778bb} \\ \text{v2020-09_re3} \\ \text{; Build timestamp: } \\ \text{2020-12-17T15} \\ \text{2020-09-30T21: } \\ \text{2035} \\ \text{v2020-12-17T15} \\ \text{v2020-09-30T21: }

 $Copyright @ 2010-2020 \ Arm \ Limited \ or \ its \ affiliates. \ All \ rights \ reserved. \ This \ document \ is \ Non-Confidential.$

(old) htmldiff from- (new)