31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7				rs2	r	s1	fun	ct3		rd	opc	ode	R-type
	ir	nm[11:0)]		r	s1	fun	ct3		rd	opc	ode	I-type
iı	nm[11:	5]			rs2	r	s1	fun	ct3	imi	n[4:0]	opc	ode	S-type
im	m[12 10]):5]			rs2	r	s1	fun	ct3	imm	[4:1 11]	opc	ode	B-type
				$_{ m im}$	m[31:12]						rd	opc	ode	U-type
	imm[20 10:1 11				10:1 11 1	9:12]				rd	opc	ode	J-type	

RV32I Base Instruction Set imm[31:12]

RV321 Base Instruction Set												
	imm[31:12]			rd	0110111	LUI						
	imm[31:12]			rd	0010111	AUIPC						
1	m[20 10:1 11 1]			rd	1101111	JAL						
imm[11:	[0]	rs1	000	rd	1100111	JALR						
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ						
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE						
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT						
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE						
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU						
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU						
imm[11:	0]	rs1	000	rd	0000011	LB						
imm[11:	0	rs1	001	rd	0000011	LH						
imm[11:	0	rs1	010	rd	0000011	LW						
imm[11:	0]	rs1	100	rd	0000011	LBU						
imm[11:	0	rs1	101	rd	0000011	LHU						
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB						
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH						
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	\overline{SW}						
imm[11:	0]	rs1	000	rd	0010011	ADDI						
imm[11:	0	rs1	010	rd	0010011	SLTI						
imm[11:	0]	rs1	011	rd	0010011	SLTIU						
imm[11:	0]	rs1	100	rd	0010011	XORI						
imm[11:	[0]	rs1	110	rd	0010011	ORI						
imm[11:	0	rs1	111	rd	0010011	ANDI						
0000000	shamt	rs1	001	rd	0010011	SLLI						
0000000	shamt	rs1	101	rd	0010011	SRLI						
0100000	shamt	rs1	101	rd	0010011	SRAI						
0000000	rs2	rs1	000	rd	0110011	ADD						
0100000	rs2	rs1	000	rd	0110011	SUB						
0000000	rs2	rs1	001	rd	0110011	SLL						
0000000	rs2	rs1	010	rd	0110011	SLT						
0000000	rs2	rs1	011	rd	0110011	SLTU						
0000000	rs2	rs1	100	rd	0110011	XOR						
0000000	rs2	rs1	101	rd	0110011	SRL						
0100000	rs2	rs1	101	rd	0110011	SRA						
0000000	rs2	rs1	110	rd	0110011	OR						
0000000				rd	0110011	AND						
fm pre	rs1	000	rd	0001111 FENCI								
000000000		00000	000	00000	1110011	ECALL						
000000000	0001	00000	000	00000	1110011	EBREAK						
				1		_						

31 2	7 20	6 2	5	24	20	19	15	14	12	11	7	6	0	
func	t7			r	rs2	rs	1	fun	ct3	rd		opo	code	R-type
	imm	n[11	:0]			rs	1	fun	ct3	rd		opo	code	I-type
imm[1	1:5]			r	s2	rs	1	fun	ct3	imm[4:0]	opo	code	S-type

RV64I Base Instruction Set (in addition to RV32I)

imm	[11:0]	rs1	110	rd	0000011	LWU
imm	[11:0]	rs1	011	rd	0000011	LD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	rd	0010011	SRAI
imm	[11:0]	rs1	000	rd	0011011	ADDIW
0000000	shamt	rs1	001	rd	0011011	SLLIW
0000000	shamt	rs1	101	rd	0011011	SRLIW
0100000	shamt	rs1	101	rd	0011011	SRAIW
0000000	rs2	rs1	000	rd	0111011	ADDW
0100000	rs2	rs1	000	rd	0111011	SUBW
0000000	rs2	rs1	001	rd	0111011	SLLW
0000000	rs2	rs1	101	rd	0111011	SRLW
0100000	rs2	rs1	101	rd	0111011	SRAW

RV32/RV64 Zifencei Standard Extension

imm[11:0]	rs1	001	rd	0001111	FENCE.I
-----------	-----	-----	----	---------	---------

RV32/RV64 Zicsr Standard Extension

csr	rs1	001	rd	1110011	CSRRW
csr	rs1	010	$^{\mathrm{rd}}$	1110011	CSRRS
csr	rs1	011	rd	1110011	CSRRC
csr	uimm	101	rd	1110011	CSRRWI
csr	uimm	110	rd	1110011	CSRRSI
csr	uimm	111	rd	1110011	CSRRCI

RV32M Standard Extension

0000001	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	MUL
0000001	rs2	rs1	001	$^{\mathrm{rd}}$	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	rd	0110011	REMU

RV64M Standard Extension (in addition to RV32M)

0000001	rs2	rs1	000	$^{\mathrm{rd}}$	0111011	MULW
0000001	rs2	rs1	100	rd	0111011	DIVW
0000001	rs2	rs1	101	rd	0111011	DIVUW
0000001	rs2	rs1	110	rd	0111011	REMW
0000001	rs2	rs1	111	rd	0111011	REMUW

;	31	27	26	25	24	20	19	15	14	12	11	7	6	0	
		funct	7			rs2	rs		fun	ct3	$_{\mathrm{rd}}$		op	code	R-type

RV32A Standard Extension

00010	aq	rl	00000	rs1	010	$^{\mathrm{rd}}$	0101111	LR.W
00011	aq	rl	rs2	rs1	010	$^{\mathrm{rd}}$	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	$^{\mathrm{rd}}$	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	$^{\mathrm{rd}}$	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAXU.W

RV64A Standard Extension (in addition to RV32A)

00010	aq	rl	00000	rs1	011	rd	0101111	LR.D
00011	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	SC.D
00001	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOSWAP.D
00000	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOADD.D
00100	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOXOR.D
01100	aq	rl	rs2	rs1	011	rd	0101111	AMOAND.D
01000	aq	rl	rs2	rs1	011	rd	0101111	AMOOR.D
10000	aq	rl	rs2	rs1	011	rd	0101111	AMOMIN.D
10100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAX.D
11000	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOMINU.D
11100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAXU.D

31	27	26	25	24	2	0	19	15	14	12	11	7	6	0	
	funct	7			rs2		rs1		func	ct3	r	d	opc	ode	R-type
	rs3	fu	nct2		rs2		rs1		func	et3	r	d	opc	ode	R4-type
		imn	n[11:0)]			rs1		func	et3	r	d	opc	ode	I-type
	imm[11	:5]			rs2		rs1		func	et3	imm	[4:0]	opc	ode	S-type

RV32F Standard Extension

	KV 321 Standard Extension										
	imm[11:0]		rs1	010	rd	0000111	FLW				
imm[11	imm[11:5]		rs1	010	imm[4:0]	0100111	FSW				
rs3	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1000011	FMADD.S				
rs3	00	rs2	rs1	rm	rd	1000111	FMSUB.S				
rs3	00	rs2	rs1	rm	rd	1001011	FNMSUB.S				
rs3	00	rs2	rs1	rm	rd	1001111	FNMADD.S				
000000	00	rs2	rs1	rm	rd	1010011	FADD.S				
000010	00	rs2	rs1	rm	rd	1010011	FSUB.S				
000100	00	rs2	rs1	rm	rd	1010011	FMUL.S				
000110	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FDIV.S				
010110	00	00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FSQRT.S				
001000	00	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FSGNJ.S				
001000	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FSGNJN.S				
001000	00	rs2	rs1	010	$^{\mathrm{rd}}$	1010011	FSGNJX.S				
001010	00	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FMIN.S				
001010	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FMAX.S				
110000	00	00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.W.S				
110000	00	00001	rs1	rm	rd	1010011	FCVT.WU.S				
111000	00	00000	rs1	000	rd	1010011	FMV.X.W				
101000	00	rs2	rs1	010	$^{\mathrm{rd}}$	1010011	FEQ.S				
101000	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FLT.S				
101000	00	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FLE.S				
111000	00	00000	rs1	001	$^{\mathrm{rd}}$	1010011	FCLASS.S				
110100	00	00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.S.W				
110100	00	00001	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.S.WU				
111100	00	00000	rs1	000	rd	1010011	FMV.W.X				

RV64F Standard Extension (in addition to RV32F)

		`			,	
1100000	00010	rs1	rm	rd	1010011	FCV
1100000	00011	rs1	rm	rd	1010011	FCV
1101000	00010	rs1	rm	rd	1010011	FCV
1101000	00011	rs1	rm	rd	1010011	FCV

FCVT.L.S FCVT.LU.S FCVT.S.L FCVT.S.LU

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct'	7			rs2	rs	s1	fun	ct3	r	d	opc	ode	R-type
	rs3	fui	act2		rs2	rs	s1	fun	ct3	r	d	opc	ode	R4-type
		imm	111:0)]		rs	s1	fun	ct3	r	d	opc	ode	I-type
	imm[11	:5]			rs2	rs	s1	fun	ct3	imm	[4:0]	opco	ode	S-type

RV32D Standard Extension

	imm[11:0]		rs1	011	rd	0000111	FLD
imm[11	imm[11:5]		rs1	011	imm[4:0]	0100111	FSD
rs3	01	rs2	rs1	rm	rd	1000011	FMADD.D
rs3	01	rs2	rs1	rm	$^{\mathrm{rd}}$	1000111	FMSUB.D
rs3	01	rs2	rs1	rm	rd	1001011	FNMSUB.D
rs3	01	rs2	rs1	rm	$^{\mathrm{rd}}$	1001111	FNMADD.D
000000)1	rs2	rs1	rm	rd	1010011	FADD.D
000010)1	rs2	rs1	rm	rd	1010011	FSUB.D
000100)1	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FMUL.D
000110)1	rs2	rs1	rm	rd	1010011	FDIV.D
010110)1	00000	rs1	rm	rd	1010011	FSQRT.D
001000)1	rs2	rs1	000	rd	1010011	FSGNJ.D
001000)1	rs2	rs1	001	rd	1010011	FSGNJN.D
001000)1	rs2	rs1	010	$^{\mathrm{rd}}$	1010011	FSGNJX.D
001010)1	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FMIN.D
001010)1	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FMAX.D
010000	00	00001	rs1	rm	rd	1010011	FCVT.S.D
010000)1	00000	rs1	rm	rd	1010011	FCVT.D.S
101000)1	rs2	rs1	010	rd	1010011	FEQ.D
101000)1	rs2	rs1	001	rd	1010011	FLT.D
101000)1	rs2	rs1	000	rd	1010011	FLE.D
1110001		00000	rs1	001	rd	1010011	FCLASS.D
110000)1	00000	rs1	rm	rd	1010011	FCVT.W.D
110000)1	00001	rs1	rm	rd	1010011	FCVT.WU.D
1101001		00000	rs1	rm	rd	1010011	FCVT.D.W
110100)1	00001	rs1	rm	rd	1010011	FCVT.D.WU

RV64D Standard Extension (in addition to RV32D)

00010	rs1	$_{ m rm}$	$^{\mathrm{rd}}$	1010011	FCVT
00011	rs1	rm	rd	1010011	FCVT
00000	rs1	000	rd	1010011	FMV.
00010	rs1	rm	rd	1010011	FCVT
00011	rs1	$_{ m rm}$	rd	1010011	FCVT
00000	rs1	000	rd	1010011	FMV.
	00011 00000 00010 00011	00011 rs1 00000 rs1 00010 rs1 00011 rs1	00011 rs1 rm 00000 rs1 000 00010 rs1 rm 00011 rs1 rm	00011 rs1 rm rd 00000 rs1 000 rd 00010 rs1 rm rd 00011 rs1 rm rd	00011 rs1 rm rd 1010011 00000 rs1 000 rd 1010011 00010 rs1 rm rd 1010011 00011 rs1 rm rd 1010011

FCVT.L.D FCVT.LU.D FMV.X.D FCVT.D.L FCVT.D.LU FMV.D.X

31	27	26	25	24	2	0	19	15	14	12	11	7	6	()
	funct	7			rs2		rs1		func	ct3	$_{ m rd}$		opc	ode	R-type
rs3	3	fui	nct2		rs2		rs1		fune	ct3	$_{ m rd}$		opc	ode	R4-type
	j	imm	[11:0)]			rs1		fune	ct3	$_{\mathrm{rd}}$		opc	ode	I-type
ir	nm[11]	:5]			rs2		rs1		func	ct3	$\operatorname{imm}[$	4:0]	opc	ode	S-type

RV32Q Standard Extension

1002 Standard Extension										
	imm[11:0]		rs1	100	rd	0000111	FLQ			
imm[11:5]		rs2	rs1	100	imm[4:0]	0100111	FSQ			
rs3	11	rs2	rs1	rm	$^{\mathrm{rd}}$	1000011	FMADD.Q			
rs3	11	rs2	rs1	rm	rd	1000111	FMSUB.Q			
rs3	11	rs2	rs1	rm	$^{\mathrm{rd}}$	1001011	FNMSUB.Q			
rs3	11	rs2	rs1	rm	rd	1001111	FNMADD.Q			
000001		rs2	rs1	rm	rd	1010011	FADD.Q			
000011	1	rs2	rs1	rm	rd	1010011	FSUB.Q			
000101	1	rs2	rs1	rm	rd	1010011	FMUL.Q			
000111	1	rs2	rs1	rm	rd	1010011	FDIV.Q			
010111	1	00000	rs1	rm	rd	1010011	FSQRT.Q			
001001	1	rs2	rs1	000	rd	1010011	FSGNJ.Q			
001001	1	rs2	rs1	001	rd	1010011	FSGNJN.Q			
001001	1	rs2	rs1	010	rd	1010011	FSGNJX.Q			
001011	1	rs2	rs1	000	rd	1010011	FMIN.Q			
001011		rs2	rs1	001	rd	1010011	FMAX.Q			
010000		00011	rs1	rm	rd	1010011	FCVT.S.Q			
010001	1	00000	rs1	rm	rd	1010011	FCVT.Q.S			
010000		00011	rs1	rm	rd	1010011	FCVT.D.Q			
010001	1	00001	rs1	rm	rd	1010011	FCVT.Q.D			
101001	1	rs2	rs1	010	rd	1010011	FEQ.Q			
101001	1	rs2	rs1	001	rd	1010011	FLT.Q			
1010011 1110011		rs2	rs1	000	rd	1010011	FLE.Q			
		00000	rs1	001	rd	1010011	FCLASS.Q			
110001		00000	rs1	rm	rd	1010011	FCVT.W.Q			
110001		00001	rs1	rm	rd	1010011	FCVT.WU.Q			
110101		00000	rs1	rm	rd	1010011	FCVT.Q.W			
110101	1	00001	rs1	rm	rd	1010011	FCVT.Q.WU			

RV64Q Standard Extension (in addition to RV32Q)

10. 014 Standard Enternation (in addition to 10. 024)									
1100011	00010	rs1	rm	rd	1010011	FCVT.L.Q			
1100011	00011	rs1	$_{ m rm}$	rd	1010011	FCVT.LU.Q			
1101011	00010	rs1	$_{ m rm}$	rd	1010011	FCVT.Q.L			
1101011	00011	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.Q.LU			

Table 24.2: Instruction listing for RISC-V