forked from EtchedPixels/EmulatorKit
-
Notifications
You must be signed in to change notification settings - Fork 0
/
smallz80.c
712 lines (648 loc) · 16 KB
/
smallz80.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
/*
* Platform features
* Z80A @ 20Mhz
* 544K RAM
* 32K EEPROM
* 4 x 16550A UART @14.7456MHz (actually 2 x 16C2550A)
* GIDE
* Memory banking (32K)
* 72421B RTC
*
* Unimplemented at this point
* 82077A/PC8477B FDC including 1.44MB
* RTC setting
*
* The only IRQ on this system is from the RTC.
*/
#include "ide.h"
#include "libz80/z80.h"
#include <fcntl.h>
#include <signal.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <sys/mman.h>
#include <sys/types.h>
#include <termios.h>
#include <time.h>
#include <unistd.h>
static uint8_t eeprom[32768];
static uint8_t fixedram[32768];
static uint8_t bankedram[16][32768];
static uint8_t gpreg;
static struct ide_controller *ide0;
static uint8_t fast;
static uint8_t ide;
static Z80Context cpu_z80;
static volatile int done;
#define TRACE_MEM 1
#define TRACE_IO 2
#define TRACE_UNK 4
#define TRACE_RTC 8
#define TRACE_BANK 16
#define TRACE_UART 32
#define TRACE_IDE 64
#define TRACE_LED 128
static int trace = 0;
static uint8_t mem_read(int unused, uint16_t addr) {
uint8_t r;
if (trace & TRACE_MEM)
fprintf(stderr, "R %04X: [", addr);
if ((gpreg & 0x80) == 0 && addr < 0x8000) {
if (trace & TRACE_MEM)
fprintf(stderr, "EE");
r = eeprom[addr];
} else if (addr < 0x4000) {
if (trace & TRACE_MEM)
fprintf(stderr, "LF");
r = fixedram[addr];
} else if (addr >= 0xC000) {
if (trace & TRACE_MEM)
fprintf(stderr, "HF");
r = fixedram[addr - 0x8000];
} else {
if (trace & TRACE_MEM)
fprintf(stderr, "%2d", gpreg & 0x0F);
r = bankedram[gpreg & 0x0F][addr - 0x4000];
}
if (trace & TRACE_MEM)
fprintf(stderr, "] -> %02X\n", r);
return r;
}
static void mem_write(int unused, uint16_t addr, uint8_t val) {
uint8_t *m;
if ((gpreg & 0x80) == 0 && addr < 0x8000) {
fprintf(stderr, "EEPROM write not yet emulated.\n");
return;
}
if (trace & TRACE_MEM)
fprintf(stderr, "W %04X: [", addr);
if (addr < 0x4000) {
if (trace & TRACE_MEM)
fprintf(stderr, "LF");
m = fixedram + addr;
} else if (addr >= 0xC000) {
if (trace & TRACE_MEM)
fprintf(stderr, "HF");
m = fixedram + addr - 0x8000;
} else {
if (trace & TRACE_MEM)
fprintf(stderr, "%2d", gpreg & 0x0F);
m = &bankedram[gpreg & 0x0F][addr - 0x4000];
}
*m = val;
if (trace & TRACE_MEM)
fprintf(stderr, "] <- %02X\n", val);
}
static int check_chario(void) {
fd_set i, o;
struct timeval tv;
unsigned int r = 0;
FD_ZERO(&i);
FD_SET(0, &i);
FD_ZERO(&o);
FD_SET(1, &o);
tv.tv_sec = 0;
tv.tv_usec = 0;
if (select(2, &i, NULL, NULL, &tv) == -1) {
perror("select");
exit(1);
}
if (FD_ISSET(0, &i))
r |= 1;
if (FD_ISSET(1, &o))
r |= 2;
return r;
}
static unsigned int next_char(void) {
char c;
if (read(0, &c, 1) != 1) {
printf("(tty read without ready byte)\n");
return 0xFF;
}
if (c == 0x0A)
c = '\r';
return c;
}
/* UART: very mimimal for the moment */
struct uart16x50 {
uint8_t ier;
uint8_t iir;
uint8_t fcr;
uint8_t lcr;
uint8_t mcr;
uint8_t lsr;
uint8_t msr;
uint8_t scratch;
uint8_t ls;
uint8_t ms;
uint8_t dlab;
uint8_t irq;
#define RXDA 1
#define TEMT 2
#define MODEM 8
uint8_t irqline;
};
static struct uart16x50 uart[4];
static void uart_init(struct uart16x50 *uptr) { uptr->dlab = 0; }
/* Compute the interrupt indicator register from what is pending */
static void uart_recalc_iir(struct uart16x50 *uptr) {
if (uptr->irq & RXDA)
uptr->iir = 0x04;
else if (uptr->irq & TEMT)
uptr->iir = 0x02;
else if (uptr->irq & MODEM)
uptr->iir = 0x00;
else {
uptr->iir = 0x01; /* No interrupt */
uptr->irqline = 0;
return;
}
/* Ok so we have an event, do we need to waggle the line */
if (uptr->irqline)
return;
uptr->irqline = uptr->irq;
#ifdef UART_IRQ
Z80INT(&cpu_z80, 0xFF); /* actually undefined */
#endif
}
/* Raise an interrupt source. Only has an effect if enabled in the ier */
static void uart_interrupt(struct uart16x50 *uptr, uint8_t n) {
if (uptr->irq & n)
return;
if (!(uptr->ier & n))
return;
uptr->irq |= n;
uart_recalc_iir(uptr);
}
static void uart_clear_interrupt(struct uart16x50 *uptr, uint8_t n) {
if (!(uptr->irq & n))
return;
uptr->irq &= ~n;
uart_recalc_iir(uptr);
}
static void uart_event(struct uart16x50 *uptr) {
uint8_t r = check_chario();
uint8_t old = uptr->lsr;
uint8_t dhigh;
if (r & 1)
uptr->lsr |= 0x01; /* RX not empty */
if (r & 2)
uptr->lsr |= 0x60; /* TX empty */
dhigh = (old ^ uptr->lsr);
dhigh &= uptr->lsr; /* Changed high bits */
if (dhigh & 1)
uart_interrupt(uptr, RXDA);
if (dhigh & 0x2)
uart_interrupt(uptr, TEMT);
}
static void show_settings(struct uart16x50 *uptr) {
uint32_t baud;
if (!(trace & TRACE_UART))
return;
baud = uptr->ls + (uptr->ms << 8);
if (baud == 0)
baud = 14745600;
baud = 14745600 / baud;
baud /= 16;
fprintf(stderr, "[%d:%d", baud, (uptr->lcr & 3) + 5);
switch (uptr->lcr & 0x38) {
case 0x00:
case 0x10:
case 0x20:
case 0x30:
fprintf(stderr, "N");
break;
case 0x08:
fprintf(stderr, "O");
break;
case 0x18:
fprintf(stderr, "E");
break;
case 0x28:
fprintf(stderr, "M");
break;
case 0x38:
fprintf(stderr, "S");
break;
}
fprintf(stderr, "%d ", (uptr->lcr & 4) ? 2 : 1);
if (uptr->lcr & 0x40)
fprintf(stderr, "break ");
if (uptr->lcr & 0x80)
fprintf(stderr, "dlab ");
if (uptr->mcr & 1)
fprintf(stderr, "DTR ");
if (uptr->mcr & 2)
fprintf(stderr, "RTS ");
if (uptr->mcr & 4)
fprintf(stderr, "OUT1 ");
if (uptr->mcr & 8)
fprintf(stderr, "OUT2 ");
if (uptr->mcr & 16)
fprintf(stderr, "LOOP ");
fprintf(stderr, "ier %02x]\n", uptr->ier);
}
static void uart_write(struct uart16x50 *uptr, uint8_t addr, uint8_t val) {
switch (addr) {
case 0: /* If dlab = 0, then write else LS*/
if (uptr->dlab == 0) {
if (uptr == &uart[0]) {
putchar(val);
fflush(stdout);
}
uart_clear_interrupt(uptr, TEMT);
uart_interrupt(uptr, TEMT);
} else {
uptr->ls = val;
show_settings(uptr);
}
break;
case 1: /* If dlab = 0, then IER */
if (uptr->dlab) {
uptr->ms = val;
show_settings(uptr);
} else
uptr->ier = val;
break;
case 2: /* FCR */
uptr->fcr = val & 0x9F;
break;
case 3: /* LCR */
uptr->lcr = val;
uptr->dlab = (uptr->lcr & 0x80);
show_settings(uptr);
break;
case 4: /* MCR */
uptr->mcr = val & 0x3F;
show_settings(uptr);
break;
case 5: /* LSR (r/o) */
break;
case 6: /* MSR (r/o) */
break;
case 7: /* Scratch */
uptr->scratch = val;
break;
}
}
static uint8_t uart_read(struct uart16x50 *uptr, uint8_t addr) {
uint8_t r;
switch (addr) {
case 0:
/* receive buffer */
if (uptr == &uart[0] && uptr->dlab == 0) {
uart_clear_interrupt(uptr, RXDA);
return next_char();
}
break;
case 1:
/* IER */
return uptr->ier;
case 2:
/* IIR */
return uptr->iir;
case 3:
/* LCR */
return uptr->lcr;
case 4:
/* mcr */
return uptr->mcr;
case 5:
if (uptr != &uart[0])
return 0x60;
/* lsr */
r = check_chario();
uptr->lsr = 0;
if (r & 1)
uptr->lsr |= 0x01; /* Data ready */
if (r & 2)
uptr->lsr |= 0x60; /* TX empty | holding empty */
/* Reading the LSR causes these bits to clear */
r = uptr->lsr;
uptr->lsr &= 0xF0;
return r;
case 6:
/* msr */
r = uptr->msr;
/* Reading clears the delta bits */
uptr->msr &= 0xF0;
uart_clear_interrupt(uptr, MODEM);
return r;
case 7:
return uptr->scratch;
}
return 0xFF;
}
uint8_t fdc_read(uint8_t addr) { return 0xFF; }
void fdc_write(uint8_t addr, uint8_t val) {}
static struct tm *tmhold;
uint8_t rtc_status = 2;
uint8_t rtc_ce = 0;
uint8_t rtc_cf = 0;
uint8_t do_rtc_read(uint8_t addr) {
uint8_t r;
if (tmhold == NULL && addr < 13)
return 0xFF;
switch (addr & 0x0F) {
case 0:
return tmhold->tm_sec % 10;
case 1:
return tmhold->tm_sec / 10;
case 2:
return tmhold->tm_min % 10;
case 3:
return tmhold->tm_min / 10;
case 4:
return tmhold->tm_hour % 10;
case 5:
/* Check AM/PM behaviour */
r = tmhold->tm_hour;
if (rtc_cf & 4) /* 24hr */
r /= 10;
else if (r >= 12) { /* 12hr PM */
r -= 12;
r /= 10;
r |= 4;
} else /* 12hr AM */
r /= 10;
return r;
case 6:
return tmhold->tm_mday % 10;
case 7:
return tmhold->tm_mday / 10;
case 8:
return tmhold->tm_mon % 10;
case 9:
return tmhold->tm_mon / 10;
case 10:
return tmhold->tm_year % 10;
case 11:
return (tmhold->tm_year % 100) / 10;
case 12:
return tmhold->tm_wday;
case 13:
return rtc_status;
case 14:
return rtc_ce;
case 15:
return 4;
}
#pragma GCC diagnostic ignored "-Wreturn-type"
}
uint8_t rtc_read(uint8_t addr) {
uint8_t v = do_rtc_read(addr);
if (trace & TRACE_RTC)
fprintf(stderr, "[RTC read %x of %X[\n", addr, v);
return v;
}
void rtc_write(uint8_t addr, uint8_t val) {
if (trace & TRACE_RTC)
fprintf(stderr, "[RTC write %X to %X]\n", addr, val);
switch (addr) {
case 13:
if ((val & 0x04) == 0)
rtc_status &= ~4;
if (val & 0x01) {
time_t t;
rtc_status &= ~2;
time(&t);
tmhold = gmtime(&t);
} else
rtc_status |= 2;
/* FIXME: sort out hold behaviour */
break;
case 14:
rtc_ce = val & 0x0F;
break;
case 15:
rtc_cf = val & 0x0F;
break;
}
}
/* +6 is the IDE altstatus/devctrl and the drive address register */
/* 8-15 are the taskfile registers */
/* The 16bit data is latched so that inir/otir work */
static uint16_t gide_latch;
static uint8_t gide_lstate;
static uint8_t gide_read(uint16_t addr) {
uint8_t r = 0xFF;
if (addr == 6)
r = ide_read16(ide0, ide_altst_r);
else if (addr > 8) {
r = ide_read16(ide0, addr & 7);
gide_lstate = 0;
} else if (addr == 8) {
if (gide_lstate) {
gide_lstate = 0;
return gide_latch >> 8;
}
gide_latch = ide_read16(ide0, ide_data);
gide_lstate = 1;
return gide_latch;
}
if (trace & TRACE_IDE)
fprintf(stderr, "IDE read %d = %02X\n", addr, r);
return r;
}
static void gide_write(uint16_t addr, uint8_t val) {
if (trace & TRACE_IDE)
fprintf(stderr, "IDE write %d = %02X\n", addr, val);
if (addr == 6)
ide_write16(ide0, ide_devctrl_w, val);
if (addr > 8) {
gide_lstate = 0;
ide_write16(ide0, addr & 7, val);
} else if (addr == 8) {
if (gide_lstate == 0) {
gide_lstate = 1;
gide_latch = val;
} else {
ide_write16(ide0, ide_data, gide_latch | (val << 8));
gide_lstate = 0;
}
}
}
static void ledmod(const char *name, int onoff) { printf("[%s LED now %s].\n", name, onoff ? "on" : "off"); }
void gp_write(uint8_t val) {
uint8_t delta = val ^ gpreg;
if (trace & TRACE_BANK) {
if (delta & 0x0F)
fprintf(stderr, "[Bank set to %d].\n", val & 0x0F);
}
if (trace & TRACE_LED) {
if (delta & 0x10)
ledmod("Red", val & 0x10);
if (delta & 0x20)
ledmod("Yellow", val & 0x20);
if (delta & 0x40)
ledmod("Green", val & 0x40);
}
gpreg = val;
}
static uint8_t io_read(int unused, uint16_t addr) {
if (trace & TRACE_IO)
fprintf(stderr, "read %02x\n", addr);
addr &= 0xFF;
if (addr >= 0x10 && addr <= 0x17)
return uart_read(&uart[0], addr & 7);
if (addr >= 0x18 && addr <= 0x1F)
return uart_read(&uart[1], addr & 7);
if (addr >= 0x48 && addr <= 0x4F)
return uart_read(&uart[2], addr & 7);
if (addr >= 0x50 && addr <= 0x57)
return uart_read(&uart[3], addr & 7);
if (addr >= 0x20 && addr <= 0x2F)
return rtc_read(addr & 0x0F);
if (addr >= 0x30 && addr <= 0x3F)
return gide_read(addr & 0x0F);
if (addr >= 0x40 && addr <= 0x47)
return fdc_read(addr & 0x07);
if (addr == 0xF8)
return gpreg;
if (trace & TRACE_UNK)
fprintf(stderr, "Unknown read from port %04X\n", addr);
return 0xFF;
}
static void io_write(int unused, uint16_t addr, uint8_t val) {
if (trace & TRACE_IO)
fprintf(stderr, "write %02x <- %02x\n", addr & 0xFF, val);
addr &= 0xFF;
if (addr >= 0x10 && addr <= 0x17)
uart_write(&uart[0], addr & 7, val);
else if (addr >= 0x18 && addr <= 0x1F)
uart_write(&uart[1], addr & 7, val);
else if (addr >= 0x48 && addr <= 0x4F)
uart_write(&uart[2], addr & 7, val);
else if (addr >= 0x50 && addr <= 0x57)
uart_write(&uart[3], addr & 7, val);
else if (addr >= 0x20 && addr <= 0x2F)
rtc_write(addr & 0x0F, val);
else if (addr >= 0x30 && addr <= 0x3F)
gide_write(addr & 0x0F, val);
else if (addr >= 0x40 && addr <= 0x47)
fdc_write(addr & 0x07, val);
else if (addr == 0xF8)
gp_write(val);
else if (addr == 0xFD) {
printf("trace set to %d\n", val);
trace = val;
} else if (trace & TRACE_UNK)
fprintf(stderr, "Unknown write to port %02X of %02X\n", addr & 0xFF, val);
}
static struct termios saved_term, term;
static void cleanup(int sig) {
tcsetattr(0, TCSADRAIN, &saved_term);
exit(1);
}
static void exit_cleanup(void) { tcsetattr(0, TCSADRAIN, &saved_term); }
static void usage(void) {
fprintf(stderr, "smallz80: [-f] [-r rompath] [-i idepath] [-d tracemask]\n");
exit(EXIT_FAILURE);
}
int main(int argc, char *argv[]) {
static struct timespec tc;
int opt;
int fd;
char * rompath = "smallz80.rom";
char * idepath[2] = {NULL, NULL};
while ((opt = getopt(argc, argv, "r:i:d:f")) != -1) {
switch (opt) {
case 'r':
rompath = optarg;
break;
case 'i':
if (ide == 2)
fprintf(stderr, "smallz80: only two disks per controller.\n");
else
idepath[ide++] = optarg;
break;
case 'd':
trace = atoi(optarg);
break;
case 'f':
fast = 1;
break;
default:
usage();
}
}
if (optind < argc)
usage();
fd = open(rompath, O_RDONLY);
if (fd == -1) {
perror(rompath);
exit(EXIT_FAILURE);
}
if (read(fd, eeprom, 32768) != 32768) {
fprintf(stderr, "smallz80: ROM image should be 32K.\n");
exit(EXIT_FAILURE);
}
close(fd);
ide0 = ide_allocate("cf");
if (ide0) {
fd = open(idepath[0], O_RDWR);
if (fd == -1)
perror(idepath[0]);
else
ide_attach(ide0, 0, fd);
if (idepath[1]) {
fd = open(idepath[1], O_RDWR);
if (fd == -1)
perror(idepath[1]);
else
ide_attach(ide0, 1, fd);
}
} else {
fprintf(stderr, "smallz80: unable to initialize IDE emulation.\n");
}
ide_reset_begin(ide0);
uart_init(&uart[0]);
uart_init(&uart[1]);
uart_init(&uart[2]);
uart_init(&uart[3]);
/* 1/64th of a second */
tc.tv_sec = 0;
tc.tv_nsec = 15625000L;
if (tcgetattr(0, &term) == 0) {
saved_term = term;
atexit(exit_cleanup);
signal(SIGINT, cleanup);
signal(SIGQUIT, cleanup);
signal(SIGPIPE, cleanup);
term.c_lflag &= ~(ICANON | ECHO);
term.c_cc[VMIN] = 1;
term.c_cc[VTIME] = 0;
term.c_cc[VINTR] = 0;
term.c_cc[VSUSP] = 0;
term.c_cc[VSTOP] = 0;
tcsetattr(0, TCSADRAIN, &term);
}
Z80RESET(&cpu_z80);
cpu_z80.ioRead = io_read;
cpu_z80.ioWrite = io_write;
cpu_z80.memRead = mem_read;
cpu_z80.memWrite = mem_write;
/* This is the wrong way to do it but it's easier for the moment. We
should track how much real time has occurred and try to keep cycle
matched with that. The scheme here works fine except when the host
is loaded though */
/* 20MHz Z80 - 20,000,000 tstates / second */
/* 312500 tstates per RTC interrupt */
while (!done) {
int i;
/* Run the CPU and uart until the next tick */
for (i = 0; i < 10; i++) {
if (!(rtc_ce & 1) && (rtc_status & 4))
Z80INT(&cpu_z80, 0xFF);
Z80ExecuteTStates(&cpu_z80, 31250);
uart_event(&uart[0]);
}
rtc_status |= 4;
/* Do 1/64th of a second of I/O and delays */
if (!fast)
nanosleep(&tc, NULL);
}
exit(0);
}