Skip to content

This experiment belongs to Digital Electronics IITG Lab.​​​​                                                 Full Name: To implement Half adder & Full adder by using basic and universal gates

License

Notifications You must be signed in to change notification settings

virtual-labs/exp-half-adder-full-adder-iitg

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

54 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Introduction

Discipline Computer Science & Engineering
Lab Digital Electronics Lab
Experiment 1125 To implement Half adder by using basic and universal gates.

About the Experiment

Implement of Half adder. It is a digital system experiment where a user can test circuits

Name of Developer Dr. SANTOSH BISWAS
Institute IIT Guwahati
Email id santosh_biswas@iitg.ac.in
Department Computer Science & Engineering

Contributors List

SrNo Name Faculty or Student Department Institute Email id

1 |Hrishikesh Baruah | Project Staff | Computer Science & Engineering | IITG | hrishikeshbaruah@rnd.iitg.ac.in 2 |Sudarshana Sarma | Project Staff | Computer Science & Engineering | IITG | sudarshana91@rnd.iitg.ac.in

About

This experiment belongs to Digital Electronics IITG Lab.​​​​                                                 Full Name: To implement Half adder & Full adder by using basic and universal gates

Topics

Resources

License

Stars

Watchers

Forks

Packages

No packages published