

Towards Implementing Carry-Free Primitives for Prime Field


by Vikram Voleti Promoter: Prof. Dr. Ingrid Verbauwhede
Supervisor: Sujoy Sinha Roy

Contents

1. Introduction
2. Our Solution: Carry-Free Arithmetic
3. Recoded Binary Signed Digit (RBSD) numbers
4. Carry-Free Addition
5. Carry-Free Subtraction
6. Multiplication using Karatsuba algorithm
7. Modular Reduction
8. Problems
9. Future Work

1. Introduction

Problem:
Carry Propagation in
Integer Arithmetic



2. Our Solution: Carry-Free Arithmetic

"Carry-Free Addition of Recoded Binary Signed-Digit Numbers"
by Behrooz Parhami

- Use of Recoded Binary Signed Digit numbers
- Carry-Free Addition of Recoded Binary Signed Digit numbers
- Use of Carry-Free Addition in other arithmetic operations: subtraction, multiplication, modular reduction

3. Recoded Binary Signed Digit number

RBSD: Numbers represented by $\{-1, 0, 1\}$, with no two consecutive 1's or -1's

- n -bit Binary number $\Rightarrow 2^{*}(n+1)$ -bit RBSD number: $n+1$ bits for sign, $n+1$ bits for value

$$\begin{aligned} 3 &= [1\ 1] \text{ in binary} \\ &= [1\ 0\ -1] \text{ in RBSD} \end{aligned}$$

3. Recoded Binary Signed Digit number

1. Binary to RBSD Conversion:

A_i	A_{i-1}	X_i
0	0	0
0	1	1
1	0	-1
1	1	0

2. BSD to RBSD Conversion:

A_i	A_{i-1}	A_{i-2}	A_{i-3}	X_i
-1	-1	-1	X	0
		0	-1	0
		0	0	1
		0	1	1
		1	X	1
-1	0	-1	X	1
		0	X	-1
		1	X	-1
-1	1	-1	X	-1
		0	-1	-1
		0	0	0
		0	1	0
		1	X	0
0	-1	-1	X	-1
		0	-1	-1
		0	0	0
		0	1	0
		1	X	0
0	0	X	X	0
0	1	-1	X	0
		0	-1	0
		0	0	1
		0	1	1
		1	X	1
1	-1	-1	X	0
		0	-1	0
		0	0	1
		0	1	1
		1	X	1
1	0	-1	X	1
		0	X	-1
		1	X	-1
1	1	-1	X	-1
		0	-1	-1
		0	0	0
		0	1	0
		1	X	0

These are combinational circuits, there is no delay due to carry propagation.

4. Carry-Free Addition: RBSD numbers

X_i	Y_i	X_{i-1}	Y_{i-1}	S_i
$\bar{1}$	$\bar{1}$	0	0	0
		0	1	0
		1	0	0
		1	1	1
$\bar{1}$	0	0	X	$\bar{1}$
		1	$\bar{1}$	$\bar{1}$
		1	0	$\bar{1}$
		1	1	0
$\bar{1}$	1	0	$\bar{1}$	0
		0	0	0
		1	$\bar{1}$	0
		1	0	0

0	$\bar{1}$	X	0	$\bar{1}$
		$\bar{1}$	1	$\bar{1}$
		0	1	$\bar{1}$
		1	1	0
0	0	$\bar{1}$	$\bar{1}$	$\bar{1}$
		X	0	0
		$\bar{1}$	1	0
		0	X	0
		1	$\bar{1}$	0
		1	1	1
0	1	$\bar{1}$	$\bar{1}$	0
		X	0	1
		0	$\bar{1}$	1
		1	$\bar{1}$	1

1	$\bar{1}$	$\bar{1}$	0	0
		1	1	0
		0	0	0
		0	1	0
1	0	$\bar{1}$	$\bar{1}$	0
		$\bar{1}$	0	1
		$\bar{1}$	1	1
		0	X	1
1	1	$\bar{1}$	$\bar{1}$	$\bar{1}$
		$\bar{1}$	0	0
		0	$\bar{1}$	0
		0	0	0

This is a combinational circuit, there is no delay due to carry propagation.

4. Carry-Free Addition: RBSD numbers

$$S0 = \bar{X}_i^s + Y_i^s + \bar{Y}_i^v$$

$$S1 = \bar{X}_i^v + Y_i^v + \bar{X}_{i-1}^s + \bar{Y}_{i-1}^s$$

$$S2 = X_i^v + \bar{Y}_i^v + \bar{X}_{i-1}^s + \bar{Y}_{i-1}^s$$

$$S3 = \bar{X}_i^s + Y_i^s + \bar{X}_{i-1}^v + Y_{i-1}^s + \bar{Y}_{i-1}^v$$

$$S4 = X_i^v + \bar{Y}_i^s + X_{i-1}^s + \bar{X}_{i-1}^v + \bar{Y}_{i-1}^v$$

$$S_i^s = S0.S1.S2.S3.S4.(\bar{X}_i^v + \bar{Y}_i^s).(X_i^s + Y_i^s + X_{i-1}^s).(X_i^s + Y_i^s + Y_{i-1}^s)$$

$$S_i^v = S0.S1.S2.S3.S4.(X_i^s + \bar{X}_i^v + \bar{Y}_i^s).(\bar{X}_i^v + \bar{Y}_i^v + X_{i-1}^v).(\bar{X}_i^v + \bar{Y}_i^v + Y_{i-1}^v).$$

$$(X_i^v + Y_i^v + X_{i-1}^v).(X_i^v + Y_i^v + Y_{i-1}^v).(X_i^v + Y_i^v + \bar{X}_{i-1}^s + Y_{i-1}^s).(X_i^v + Y_i^v + X_{i-1}^s + \bar{Y}_{i-1}^s)$$

Maximum combinational delay:

69-bit Carry-Free RBSD Addition: 4.784ns

133-bit Carry-Free RBSD Addition: 4.784ns


For Carry-Free addition of two 132-bit (each of sign and value) RBSD numbers is:

Selected Device : 5v1x30ff324-3 (Virtex-5)

Slice Logic Utilization: Number of Slice LUTs: 928 out of 19200 4%

Slice Logic Distribution: Number of LUT Flip Flop pairs used: 928

4. Carry-Free Addition: RBSD numbers



4. Carry-Free Addition: binary numbers

A _i	A _{i-1}	A _{i-2}	B _i	B _{i-1}	B _{i-2}	S _i
0	0	0	0	0	0	0
			0	0	1	0
			0	1	0	1
			0	1	1	1
			1	0	0	$\bar{1}$
			1	0	1	$\bar{1}$
			1	1	0	0
			1	1	1	0
0	0	1	0	0	0	0
			0	0	1	1
			0	1	0	1
			0	1	1	1
			1	0	0	$\bar{1}$
			1	0	1	0
			1	1	0	0
			1	1	1	0
0	1	0	0	0	0	1
			0	0	1	1
			0	1	0	$\bar{1}$
			0	1	1	0
			1	0	0	0
			1	0	1	0
			1	1	0	0
			1	1	1	1
0	1	1	0	0	0	1
			0	0	1	1
			0	1	0	0
			0	1	1	0
			1	0	0	0
			1	0	1	0
			1	1	0	1
			1	1	1	1

1	0	0	0	0	0	$\bar{1}$
			0	0	1	$\bar{1}$
			0	1	0	0
			0	1	1	0
			1	0	0	0
			1	0	1	0
			1	1	0	$\bar{1}$
			1	1	1	$\bar{1}$
1	0	1	0	0	0	$\bar{1}$
			0	0	1	0
			0	1	0	0
			0	1	1	0
			1	0	0	0
			1	0	1	1
			1	1	0	$\bar{1}$
			1	1	1	$\bar{1}$
1	1	0	0	0	0	0
			0	0	1	0
			0	1	0	0
			0	1	1	1
			1	0	0	$\bar{1}$
			1	0	1	$\bar{1}$
			1	1	0	$\bar{1}$
			1	1	1	0
1	1	1	0	0	0	0
			0	0	1	0
			0	1	0	1
			0	1	1	1
			1	0	0	$\bar{1}$
			1	0	1	$\bar{1}$
			1	1	0	0
			1	1	1	0

This is a combinational circuit, there is no delay due to carry propagation.

4. Carry-Free Addition: binary numbers

$$S_0 = A_i + A_{i-1} + \bar{B}_i + \bar{B}_{i-1}$$

$$S_1 = A_i + A_{i-1} + \bar{A}_{i-2} + \bar{B}_i + B_{i-1} + \bar{B}_{i-2}$$

$$S_2 = A_i + \bar{A}_{i-1} + A_{i-2} + B_i + \bar{B}_{i-1} + \bar{B}_{i-2}$$

$$S_3 = \bar{A}_i + A_{i-1} + B_i + \bar{B}_{i-1}$$

$$S_4 = \bar{A}_i + A_{i-1} + \bar{A}_{i-2} + B_i + B_{i-1} + \bar{B}_{i-2}$$

$$S_5 = \bar{A}_i + \bar{A}_{i-1} + A_{i-2} + \bar{B}_i + \bar{B}_{i-1} + \bar{B}_{i-2}$$

$$S_6 = \bar{A}_i + \bar{A}_{i-1} + \bar{A}_{i-2} + \bar{B}_i + \bar{B}_{i-1}$$

$$S_i^s = S_0.S_1.S_2.S_3.S_4.S_5.S_6.(A_i + A_{i-1} + B_i).(A_i + \bar{A}_{i-1} + A_{i-2} + B_i + B_{i-1})$$

$$.(A_i + \bar{A}_{i-1} + A_{i-2} + \bar{B}_i).(A_i + \bar{A}_{i-1} + \bar{A}_{i-2}).(\bar{A}_i + A_{i-1} + \bar{B}_i + B_{i-1}).(\bar{A}_i + \bar{A}_{i-1} + B_i)$$

$$S_i^v = S_0.S_1.S_2.S_3.S_4.S_5.S_6.(A_i + A_{i-1} + A_{i-2} + B_i + B_{i-1}).(A_i + A_{i-1} + \bar{A}_{i-2} + B_i + B_{i-1})$$

$$.(A_i + \bar{A}_{i-1} + \bar{B}_i + B_{i-1}).(A_i + A_{i-1} + A_{i-2} + \bar{B}_i + \bar{B}_{i-1} + B_{i-2}).(A_i + \bar{A}_{i-1} + \bar{A}_{i-2} + B_i + \bar{B}_{i-1})$$

$$.(\bar{A}_i + A_{i-1} + A_{i-2} + \bar{B}_i + B_{i-1}).(\bar{A}_i + A_{i-1} + \bar{A}_{i-2} + \bar{B}_i + B_{i-1} + B_{i-2}).(\bar{A}_i + \bar{A}_{i-1} + B_i + B_{i-1})$$

$$.(\bar{A}_i + \bar{A}_{i-1} + A_{i-2} + B_i + \bar{B}_{i-1} + B_{i-2})$$

Maximum combinational delay:

Carry-Free-Add-Bin32: 4.028ns

Carry-Free-Add-Bin132: 4.028ns

For Carry-Free addition of two 132 bit binary numbers:

Selected Device : 5v1x30ff324-3 (Virtex-5)

Slice Logic Utilization: Number of Slice LUTs: 265 out of 19200 1%

Slice Logic Distribution: Number of LUT Flip Flop pairs used: 265

5. Carry-Free Subtraction of RBSD numbers

$$A - B = A + (-B)$$

$$\begin{aligned} 3 &= [1 \ 1] \text{ in binary} \\ &= [1 \ 0 \ -1] \text{ in RBSD} \end{aligned}$$

$$\begin{aligned} -3 &= [1 \ 0 \ 1] \text{ in 2's Complement} \\ &= [-1 \ 0 \ 1] \text{ in RBSD} \end{aligned}$$

To negate an RBSD number: invert the 1's and -1's:

$$Xs_new = \sim Xs \ \& \ Xv;$$

$$Xv_new = Xv;$$

Adder/Subtractor circuit for 256 bits:

Maximum combinational path delay: 5.402ns

Selected Device : 5v1x30ff324-3

Slice Logic Utilization: Number of Slice LUTs: 1802 out of 19200 9%

Slice Logic Distribution: Number of LUT Flip Flop pairs used: 1802

6. Multiplication of 66-bit binary numbers


Karatsuba Multiplication Algorithm for 66-bit numbers:

$$P = ((Ah*Bh)*2^{66} + Al*Bl) + ((Ah+Al)*(Bh+Bl) - (Ah*Bh+Al*Bl))*2^{33}$$

Karatsuba Multiplication of 256-bit binary numbers is performed using 66-bit Karatsuba Multiplication incorporating Carry-Free Addition.

6. Multiplication of 66-bit binary numbers

Using
Karatsuba
Multiplication
Algorithm



6. Multiplication of 66-bit binary numbers

Maximum combinational path delays of individual modules:

Carry_Free_Add_Bin32: 4.028ns
Carry_Free_Add_Bin64: 4.028ns
Carry_Free_Add_Bin132: 4.028ns

Add_RBSD69: 4.784ns
Add_RBSD133: 4.784ns

BSD_to_RBSD68: 4.028ns
BSD_to_RBSD132: 4.028ns

RBSD_to_Bin33: 12.824ns
Bin_to_RBSD68: 3.607ns

Maximum combinational path delay of Multiplier: 24.978ns

Slice Logic Utilization: Number of Slice LUTs: 2223 out of 19200 11%
Slice Logic Distribution: Number of LUT Flip Flop pairs used: 2223

7. Modular Reduction

Fast reduction modulo $p_{256} = 2^{256} - 2^{224} + 2^{192} + 2^{96} - 1$

INPUT: An integer $c = (c_{15}, \dots, c_2, c_1, c_0)$ in base 2^{32} with $0 \leq c < p_{256}^2$.


OUTPUT: $c \bmod p_{256}$.

1. Define 256-bit integers:

$s_1 = (c_7, c_6, c_5, c_4, c_3, c_2, c_1, c_0),$
 $s_2 = (c_{15}, c_{14}, c_{13}, c_{12}, c_{11}, 0, 0, 0),$
 $s_3 = (0, c_{15}, c_{14}, c_{13}, c_{12}, 0, 0, 0),$
 $s_4 = (c_{15}, c_{14}, 0, 0, 0, c_{10}, c_9, c_8),$
 $s_5 = (c_8, c_{13}, c_{15}, c_{14}, c_{13}, c_{11}, c_{10}, c_9),$
 $s_6 = (c_{10}, c_8, 0, 0, 0, c_{13}, c_{12}, c_{11}),$
 $s_7 = (c_{11}, c_9, 0, 0, c_{15}, c_{14}, c_{13}, c_{12}),$
 $s_8 = (c_{12}, 0, c_{10}, c_9, c_8, c_{15}, c_{14}, c_{13}),$
 $s_9 = (c_{13}, 0, c_{11}, c_{10}, c_9, 0, c_{15}, c_{14}).$

2. Return($s_1 + 2s_2 + 2s_3 + s_4 + s_5 - s_6 - s_7 - s_8 - s_9 \bmod p_{256}$).

7. Modular Reduction



7. Modular Reduction

This is a sequential circuit, it 10 clock cycles to complete.

Minimum period: 5.215ns (Maximum Frequency: 191.755MHz)

Minimum input arrival time before clock: 5.880ns

Maximum output required time after clock: 7.229ns

Maximum combinational path delay: 7.895ns

Selected Device : 5v1x30ff324-3 (Virtex-5)

Slice Logic Utilization: Number of Slice Registers: 1051 out of 19200 5%

Number of Slice LUTs: 10612 out of 19200 55%

8. Problems

Binary -> RBSD conversion:

- It is assumed that binary number is positive
- This conversion increases bit size by 1, and then doubles the bit size for inclusion of sign

Carry-Free Addition:

- Results in a BSD number that is not necessarily RBSD; fortunately, BSD to RBSD conversion is combinational

RBSD -> Binary conversion:

- Involves carry propagation

Karatsuba Multiplication with Carry-Free Addition incorporated:

- Splitting a BSD or an RBSD number can result in carry propagation
- Have to use 64-bit RBSD to Binary converter in which Carry Propagation occurs, instead of faster sequential 32-bit RBSD to Binary conversion
- Ultimately, integer multiplication is performed, which involves Carry Propagation

9. Future Work

- Implement 2's complement binary number to RBSD conversion
- Implement carry-free integer multiplication
- Incorporate splitting and concatenation of BSD and RBSD numbers in carry-free arithmetic
- Design of ECC Processor that works with Carry-Free arithmetic:
 - design of arithmetic modules that work completely in the BSD number domain, without conversions to and from binary

References

1. Behrooz Parhami, "Carry-Free Addition of Recoded Binary Signed-Digit Numbers", IEEE Transactions on Computers, Vol. 37, No. 11, November 1988
2. Behrooz Parhami, "Generalized Signed-Digit Number Systems: A Unifying Framework for Redundant Number Representations", IEEE Transactions on Computers, , Vol. 39, No. 1, January 1990
3. Darrel Hankerson, Alfred Menezes, Scott Vanstone, "Guide to Elliptic Curve Cryptography"

*All the modules described have also been coded in Octave to verify the results.

*For long integer calculation, GP/PARI calculator has also been used.

Thank you!