You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The w11a design for Arty S7 (50 die size), see rtl/sys_gen/w11a/artys7, was provided to support also an up-to-date Spartan-7 based board. Turned out that speed is equivalent to Artix-7. It is so far only simulation tested.
Testing done with a real Arty S7, would be highly appreciated. Please double check the pin assignments (see mig_a.prj and artys7*.xdc) with the documentation of your board to avoid potential damage.
Looking forward to receive test reports.
The text was updated successfully, but these errors were encountered:
I made the w11a design for Arty S7 out of curiosity, just to see the performance difference between Artix-7 and Spartan-7. It turned out that there is none, at least for this design.
Given that I have an Arty A7 and a Nexys A7 board (for full portfolio see blog) it makes little sense for me to add an Arty S7. Same price as an Arty A7, slightly larger die size (50 instead of 30), but no Ethernet.
Apparently nobody invested into an Arty S7.
The sys_w11a_as7 will be marked untested, removed from the default build and test flows, but kept in the repository.
The w11a design for Arty S7 (50 die size), see rtl/sys_gen/w11a/artys7, was provided to support also an up-to-date Spartan-7 based board. Turned out that speed is equivalent to Artix-7. It is so far only simulation tested.
Testing done with a real Arty S7, would be highly appreciated. Please double check the pin assignments (see mig_a.prj and artys7*.xdc) with the documentation of your board to avoid potential damage.
Looking forward to receive test reports.
The text was updated successfully, but these errors were encountered: