8086 Interrupts

#### Introduction

- An interrupt is used to cause a temporary halt in the execution of program.
- The meaning of 'interrupts' is to break the sequence of operation.
- An Interrupt is a special condition that arises during the working of a Microprocessor

#### Introduction

- ■INTERRUPTS: 2 main types of interrupt in the 8086 microprocessor,
- i. Internal & External Hardware Interrupts
- ii. Edge or Level sensitive Interrupts
- iji.Maskable Interrupts & Non Maskable

**Interrupts** 

#### **Need for Interrupt:**


Interrupts are particularly useful when interfacing I/O devices, that provide or require data at relatively low data transfer rate.

## **Sources of Interrupts**


#### Three types of interrupts sources:

- An external signal applied to NMI or INTR input pin (Hardware Interrupt)
- 2. Execution of **Special Interrupt Instruction (Software Interrupt)**
- 3. Interrupt raised due to some Error Condition produced in 8086 instruction execution process.


(Divide By Zero, Overflow Errors etc)




#### 8086 CPU




#### 8086 CPU




#### 8086 CPU




### Maskable Versus Non-Maskable Interrupts




## Maskable Versus Non-Maskable Interrupts



# INT stands for Interrupt.



# INT 00h – INT 0FFh comprises 256 kinds of Interrupts.





#### 8086 - Instruction Set - Transfer Control of Instructions

Software Interrupts

General mnemonic		Object		Segment for			
Op-code	Operand	code	Mnemonic	memory access	Symbolic operation	Description	
INT	type	CD 23	INT 23H	Stack and interrupt jump table at 00000– 003FFH	$SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow flags$ $IF \leftarrow 0; TF \leftarrow 0;$ $SP \leftarrow SP - 2;$ $[SP + 1:SP] \leftarrow CS;$ $CS \leftarrow [0008FH:0008EH];$ * $SP \leftarrow SP - 2$ $[SP + 1:SP] \leftarrow IP;$ $IP \leftarrow [0008DH:0008CH]$ *	Save the flag, CS, and IP registers on the stack and transfer control to the far address stored in the double word beginning at absolute address type * 4	
INTO	none	CE	INTO	Stack and interrupt jump table at 00000- 003FFH	If OF = 1, then SP $\leftarrow$ SP-2 [SP+1:SP] $\leftarrow$ flags; IF $\leftarrow$ 0; TF $\leftarrow$ 0; SP $\leftarrow$ SP-2; [SP+1:SP] $\leftarrow$ CS; CS $\leftarrow$ [00013H:00012H];* SP $\leftarrow$ SP-2; [SP+1:SP] $\leftarrow$ IP; IP $\leftarrow$ [00011H;00010H] <sup>b</sup>	If an overflow condition exists (OF = 1), a type of interrupt is executed	
IRET	none	CF	IRET	Stack	$IP \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2;$ $CS \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2;$ $flags \leftarrow [SP+1:SP];$ $SP \leftarrow SP+2$	Transfer control back to the point of interrupt by popping the IP, CS, and flag registers from the stack; IRET is normally used to exit any interrupt procedure whether activated by hardware or software	

## Software Interrupts







#### Interrupt Process (from three potential sources) Hardware Software Processor Interrupt Request Exception / Trap Software Interrupt sent from (IRQ) sent from instruction loaded device to processor to by processor processor processor Processor halts thread execution Processor saves thread state Processor executes interrupt handler Processor resumes thread execution

## Processing of an Interrupt by the processor:


- 1. Executes the INT instruction
- Interprets the INT instruction during the assembly time
- 3. Moves the INT instruction to the Vector Table
  - Vector Table occupies location OO to 3FF of the program memory.
  - It contains the Code Segment (CS) and Instruction Pointer (IP) for each kind of Interrupt.






- > IVT table contains ISR address for the 256 interrupts
- Each ISR address is stored as CS & IP
- ISR address is of 4 bytes (2 CS & 2 IP) & hence requires 4 locations to save
- ➤ Thus for 256 interrupts: total size of IVT table = 256x4 = 1 KB
- 1st 1KB of memory 00000h-----003FFH reserved for IVT
- ► INT N ----→µP does Nx4 to get the value of IP & CS of the ISR

CS Base Pointer IP Offset Memory address (in Hex)



3FF H

Type 32 to Type 255 Free for User



#### Response to any interrupt

Completes the current instruction that is in progress

PUSH Flag Register onto the Stack & SP decremented by 2

IF &TF cleared

PUSH CS value of the return address onto the Stack & SP decremented by 2

PUSH IP value of the return address onto the Stack & SP decremented by 2

New value of IP taken from location type x4

New value of CS taken from location (type x4) + 2

Execution of the ISR begins from the address formed by the new values of CS & IP

• Eg: INT 1 ;IP = {[00004] & [00005]}; CS = {[00006] & [00007]}; as 1x4=00004H

## Response to any IRET instruction

- This instruction causes 8086 to return to the main program.
- Used at the end of the ISR

POP IP from the stack: SP incremented by 2

POP CS from the stack: SP incremented by 2

POP Flag Register from the stack: SP incremented by 2.

 Execution of the Main Program continues from the address formed by CS & IP

## Non-Maskable Interrupts

Used during power failure

Used during critical response times

Used during non-recoverable hardware errors

Used as Watchdog Interrupt

Used during Memory Parity errors

# Software Interrupts

Used by Operating Systems to provide hooks into various functions

Used as a communication mechanism between different parts of a program

# Hardware Interrupts

Used to handle external hardware peripherals, such as keyboards, mouse, hard disks, floppy disks, DVD drives, and printers



# PRIORITY OF INTERRUPTS

Interrupt Type	Priority			
INTO, INT3-INT 255,	Highest			
NMI(INT2)	<b>—</b>			
INTR	<b>↓</b>			
Single Step	Lowest			


TABLE 8.5 8086 INTERRUPT TYPES


Name	Initated by:	Maskable?	Trigger	Priority	Acknowledge signal?	Vector table address-	Interrupt latency
NMI	External hardware	No	† Edge, hold 2 T states min.	2	None	00008H- 0000BH	Current instruction + 51 T states
INTR	External hardware	Yes via IF	High level until acknowledged	3.	INTA	n * 4 <sup>b</sup>	Current instruction + 61 T states
INT n	Internal via software	No	None	1	None	n * 4	51 T states
INT 3 (breakpoint)	Internal via software	No	None	1	None	0000CH- 0000FH	52 T states
INTO	Internal via	No	None	1	None	00010H- 00013H	53 T states
Divide-by-0	Internal via	Yes via OF	None	1	None	00000H- 00003H	51 T states
Single-step	Internal via	Yes via TF	None	4	None	00004H- 00007H	51 T states

<sup>&</sup>lt;sup>a</sup>All interrupt types cause the flags, CS, and IP registers to be pushed onto the stack. In addition, the IF and TF flags are cleared.

bn is an 8-bit type number read during the second INTA pulse.

#### FLOWCAHRT FOR INTERRUPT PROCESSING SEQUENCE





# Interrupt Acknowledge Bus Cycle

