

PHDL: A Python Hardware Design Framework

by

Ali Mashtizadeh

Submitted to the Department of Electrical Engineering and Computer Science

in partial fulfillment of the requirements for the degree of

Master of Engineering in Electrical Engineering and Computer Science

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

May 2007

© Massachusetts Institute of Technology 2007. All rights reserved.

Author
Department of Electrical Engineering and Computer Science
May 25, 2007

Certified by
Steve Ward
Professor
Thesis Supervisor

Accepted by
Arthur C. Smith
Professor of Electrical Engineering
Chairman, Department Committee on Graduate Theses

PHDL: A Python Hardware Design Framework

by

Ali Mashtizadeh

Submitted to the Department of Electrical Engineering and Computer Science
on May 25, 2007, in partial fulfillment of the
requirements for the degree of
Master of Engineering in Electrical Engineering and Computer Science

Abstract

This thesis presents PHDL, a new hardware design language (HDL). In PHDL digital hardware components can vary in input/output widths, target platform, and have optional inputs and outputs. PHDL enables developers to write software to make intelligent compile time decisions far beyond the capabilities of current HDLs. The approach taken is to build PHDL on the Python scripting language and to build a component library sufficiently large to design a microprocessor. As an example a microprocessor is designed in PHDL to show the practicality of the language. The example shows that on average designs can be written with less complexity than a corresponding Verilog implementation, while achieving better portability and platform specific optimizations.

Thesis Supervisor: Steve Ward

Title: Professor

Acknowledgments

I would like to thank my parents for supporting me though all of this. I would also like to thank my adviser, Prof. Steve Ward for giving me a chance to work on this project. Also to Chris Terman who's two stage Beta I used to design my example. I have to also thank everyone who read my thesis and who helped me develop my ideas during the development of my research project. I would like to thank Hubert Pham and Justin Mazzola Paluska. I have to thank my friends who supported me through this thesis Lizzy Godoy and Gabriel Bacerra. Finally, I would like to thank Chris Lyon for his guidance in planning my MIT career.

Contents

1	Motivation	10
1.1	Problems with Current HDLs	10
1.2	The PHDL Approach	11
1.3	Summary	12
2	Previous Work	13
2.1	Alternative Languages and HDL Generators	14
2.1.1	JHDL	14
2.1.2	C/C++ Based Languages	14
2.1.3	PyHDL	14
2.1.4	PyGen	15
2.2	Conclusion	15
3	PHDL Framework	16
3.1	Why Python?	17
3.2	Connectors	17
3.2.1	WireConnector	18
3.2.2	ConstantConnector	19
3.2.3	AnonymousBulkConnector	20
3.2.4	BulkConnector	20
3.3	Components	22
3.3.1	Meta-Components	22
3.3.2	Low Level Implementation Components	23

3.3.3	High Level Implementation Components	25
3.4	Connections	27
3.5	PHDL's Evolution	28
4	Example: The Beta Processor	31
4.1	Beta Processor	31
4.2	Starting a Circuit	34
4.3	Program Counter and Control	35
4.4	Register File	38
4.5	Arithmetic and Logic Unit	40
4.6	Write Back Stage	41
4.7	Control Logic	42
4.8	Creating a Component	44
5	Conclusion	46
5.1	Future Work	46
5.1.1	Improving Component Selection	46
5.1.2	Address Debugging Challenges	47
5.1.3	General Improvements	47
5.2	Concluding Remark	48
A	PHDL Framework Source Code	49
A.1	Connectors	66
B	PHDL Two Stage Beta Component	76
C	The Verilog Two Stage Beta	82

List of Figures

3-1	Diagram of the SimpleMAC.	26
4-1	Simplified diagram of the Beta microprocessor.	33
4-2	Both forms of the instruction encoding available on the Beta.	34
4-3	Program counter control logic.	37
4-4	Diagram of the register file and surrounding logic.	39
4-5	Diagram of the Arithmetic and Logic Unit	40

List of Tables

4.1	Beta Instruction Summary.	32
4.2	List of signals used in the two stage Beta.	36

Listings

3.1	WireConnector Instantiations	18
3.2	Example use of connect to generate a ConstantConnector	19
3.3	Example of the use of an AnonymousBulkConnector	20
3.4	A Simply Memory Connector	21
3.5	Not Meta-Component	22
3.6	Not Implementation of a Core Component	23
3.7	SimpleMAC Component Implementation	25
3.8	Standard Syntax	29
3.9	New Syntactic Sugar	29
4.1	Beta Processor Inputs and Outputs	34
4.2	PC Control Logic and the Instruction Register	35
4.3	Register File and Related Logic	38
4.4	Arithmetic and Logic Unit	40
4.5	Write Back Stage and Memory Read/Write	41
4.6	Control Logic (w/o ROM)	42
4.7	Control Logic ROM	44
4.8	Beta Meta-Component	45
A.1	PHDL/__init__.py	49
A.2	PHDL/Component.py	51
A.3	PHDL/ComponentImpl.py	56
A.4	PHDL/Connection.py	57
A.5	PHDL/Connector.py	57
A.6	PHDL/Dev.py	60

A.7	PHDL/HDLIOType.py	61
A.8	PHDL/HDLNetType.py	62
A.9	PHDL/HDLWriter.py	62
A.10	PHDL/HDLNetType.py	62
A.11	PHDL/Util.py	64
A.12	PHDL/VerilogWriter.py	65
A.13	PHDL/Connectors/__init__.py	66
A.14	PHDL/Connectors/AnonymousBulkConnector.py	67
A.15	PHDL/Connectors/BulkConnector.py	68
A.16	PHDL/Connectors/ConstantConnector.py	70
A.17	PHDL/Connectors/SubWireConnector.py	71
A.18	PHDL/Connectors/WireConnector.py	73
B.1	Beta Processor Meta-Component	76
B.2	Beta2Impl Implementation	76
C.1	Beta Main: beta.v	82
C.2	Beta Decoder Logic: decode.v	84
C.3	Beta Right Shift: shift_right.v	86

Chapter 1

Motivation

Manufacturers of electronic devices invest large amounts of resources in their design. To speed up the development cycle, Hardware Design Languages (HDLs) have been created. These languages, while improving the development cycle, are still insufficient to meet developers' needs.

Verilog[6] and VHDL[5] are two major industry standards for HDLs that enable hardware developers to design digital logic. Currently, a large infrastructure of tools exists to aid HDL developers to go from testing to manufacturing. Developers can target different technologies on which to produce their final design, such as custom integrated circuit and Field Programmable Gate Arrays (FPGA).

1.1 Problems with Current HDLs

Just as in the case of programming languages, abstraction is the key to rapid hardware development. Developers build many basic components and combine them into more complex components to build whole systems. Verilog and VHDL do not provide high enough levels of abstraction, for example, to automatically resize the width of an adder. In these languages it is hard, if not impossible, to implement a variable sized component in one abstract form. Another source of problems is caused by pressure on developers to optimize their circuit for a particular hardware technology. Developers are forced to optimize their circuits by targeting the design to a particular technology's component library. Integrated circuits have

standard cell libraries and FPGAs often have many custom components that are available to developers. A Verilog or VHDL developer often targets these particular components to maximize the performance and minimize the area of the design. This leads to portability issues between different target technologies. Thus, hardware developers are forced to implement many versions of components that vary both the size and the target technology of that component.

Verilog's parameterization ability allows developers to construct abstract components to a limited extent. A variable size adder can be built by defining a width parameter, and then using it to set the widths of various wires. Verilog provides *for* loops that allow the instantiation of a dynamic number of logic components. The problem occurs when the developer needs to do some calculation to arrive at the parameter width. A typical example of a component we cannot construct with parameterization is a VGA timing circuit. We would like a parameterized VGA timing circuit that will generate the proper timing for given a resolution. The calculations are easily done with Python[8], but complicated and not practical to implement with parameterization in Verilog.

CMOS standard cell libraries or specialized FPGA components are often explicitly used in hardware designs. This creates difficulty for designers who need to move from one target technology to another. The solution for Verilog would be an unmaintainable set of *if* statements that choose between different implementations, each targetting a particular FPGA or standard cell library. This means that a developer's code will have to grow linearly with the number of targets for which he hopes to optimize.

1.2 The PHDL Approach

This paper introduces PHDL, a Python framework for hardware design, as a solution to the problem of enabling hardware design with a significant level of abstraction. PHDL enables the developer to write software that can make intelligent compile time decisions far beyond the capabilities of Verilog and VHDL. The PHDL framework is entirely written in Python, and it consists of core framework classes and a component library. The library contains most of the low level components that a user may need, such as logic gates, shifters,

and registers. In PHDL it is relatively easy to build components that vary in size and target platform, and have optional inputs and outputs. In order to be able to take advantage of a complete tool chain from testing to manufacturing, PHDL generates Verilog as its output.

It can be very useful for a developer to be able to have their code make compile time decisions. Hardware developers can optimize special cases throughout their circuits. They can solve for complex constants and generate ROM data at compile time. For example, the decoding logic for a microprocessor may need a ROM. PHDL, as a fully programmable environment, allows developers to create a routine that could generate that ROM from a human readable table.

Component selection is a powerful and important feature. Imagine a multiplexor component for which, depending on the number of inputs added to it, PHDL will generate the corresponding N input mux in Verilog. No longer will a developer have to make a plethora of versions of a component for different sizes and widths. PHDL allows users to develop and reuse one abstract implementation of a component.

The design choice of having PHDL output Verilog allows developers to use traditional testing and development tools. It is also possible for a developer to integrate PHDL with any existing component library. Only a simple wrapper component that will instantiate an external Verilog component must be created. This feature eases the adoption of PHDL by maintaining compatibility with existing designs.

1.3 Summary

PHDL builds on Verilog to provide a more powerful way to design components. In PHDL component selection and parameterization are fully programmable. PHDL helps developers to make intelligent component selection choices at compile time. Outputting Verilog code is a simple yet important design choice, because it allows the user to use standard existing development tools.

Chapter 2

Previous Work

Previous work in the field of modern hardware design languages includes creating HDLs out of compiled languages, such as C and Java. Some more recent attempts use Python as a scripting language for rapid hardware development. These toolkits have provided better ways to develop hardware. They provide a programmable environment for hardware design. Like Verilog and VHDL these languages have been designed to be very concrete, meaning that developers get the hardware they design; no behind the scenes optimization takes place.

PHDL is different from these languages in three respects. First, each component selects the best implementation of itself as a high level optimization. This enables easy porting from one target technology to another. It effectively eliminates the time a developer would have to go through to replace implementations of components, such as when a better algorithm is discovered. Secondly, PHDL attempts to satisfy a user's parameters and solve for any missing parameters. PHDL is good at helping developers build circuits at high level. Users do not need to go through the detail of specifying all parameters because if possible PHDL solves for any missing parameters. The last major difference is that PHDL generates Verilog, while all these languages generate Electronic Design Interchange Format (EDIF) as their final output. EDIF is the output most synthesis tools provide. It is a standardized format used to describe netlists. EDIF is more platform dependent than Verilog since it describes the particular logic of a technology. Most of the languages below are only targetted to a few FPGAs. PHDL on the other hand can generate non-platform specific Verilog if the user so desires.

2.1 Alternative Languages and HDL Generators

2.1.1 JHDL

JHDL[1] is a hardware toolkit written in Java, for reconfigurable hardware designs. The main goal is to provide designers with a way to build hardware that can change over time. This enables it to take an interesting approach to FPGA resources, such as built-in multipliers, by allocating and deallocating them during a hardware operation. JHDL offers a solution to the unique problem of building dynamically modifiable hardware. JHDL suffers from the compile time step slowing the development cycle. In JHDL a developer writes a piece of JHDL code that inturn must be compiled then it can be generated into an actual hardware design.

2.1.2 C/C++ Based Languages

Three of C toolkits exist for hardware design are System-C, Handle-C, and PAM-Blox. These are all compiled languages based on C that are turned into logic. System-C[2] and Handle-C[3] are both commercial products that are in use to day. All three systems can slow the development process because of the compilation step that is needed.[4] The compilation step is not needed in systems like PyHDL[4] and PHDL, which are based on interpreted languages. PAM-Blox was extended by PyHDL to create a python interface.

2.1.3 PyHDL

PyHDL is one of the early developments towards a scripting language based HDL. The compiled toolkit PAM-Blox is used as a backend for PyHDL. It gives PyHDL a component library through Python language bindings. PyHDL allows for scriptable creation of hardware design. PyHDL enables rapid hardware development. It eliminates the need for compilation time. PyHDL makes a great argument for why Python should be used over a compiled languages. PyHDL does not address the automatic configuration features that PHDL does.

2.1.4 PyGen

A python based hardware generator PyGen was created to offer power optimization. Using MATLAB to do the calculations as a backend, PyGen can help engineers build low power systems.[7] This research while interesting is trying to solve a more specific problem than PHDL. PHDL does not solve optimizations, instead it satisfies parameters and solves for any missing parameters. The user is allowed to specify a global optimization goal. This optimization goal could be one of power, speed, or area. PHDL is primarily interested in matching all the required parameters. Given two equally satisfactory components it may then select one based on the global optimization effort. PyGen is a very specific solution to the power problem.

2.2 Conclusion

The PHDL Framework offers a simple and powerful way to do hardware design. PHDL empowers the developer by making abstraction and component reuse easy. It offers a fast rapid development platform. It is a very general Framework that will not currently solve specific problems, such as power optimization. The current PHDL language is very capable of building intelligent and flexible components.

Chapter 3

PHDL Framework

The PHDL Framework allows the user to create intelligent digital hardware designs. The user builds components and systems using the following three major types of objects: connectors, components, and connections. Connectors implement various I/O interfaces and allow for special operations; for example, concatenating several connectors into a single wire of width that equals the sum of the individual connectors. Components come in two flavors, meta-components or vanilla components. Meta-components take care of selecting the optimal component to use in a design. Vanilla components, usually just referred to as components, implement the actual logic by instantiating subcomponents and/or generating Verilog. The Connection object is an internally used class to tie connectors together.

The user can specify global parameters to affect the component selection process. Currently, the system accepts a target and a goal parameter. The *target* parameter tells us for what target technology we are generating the code for. For example, a Virtex II FPGA, CMOS standard cell library, or a technology independent Verilog. The *goal* parameter is a general optimization goal, which can either be for size, speed, or power. In the future, some components may allow for other global parameters. By changing these parameters the design will optimize differently to try to match the user's needs. Currently, given a set of parameters, PHDL should deterministically build the same design every time. The majority of parameters and the user preferences are specified during component instantiation. The global parameters are implemented as a dictionary, to make it simple to add new global parameters in the future.

PHDL allows users to take advantage of code reuse by allowing components to be designed without knowledge of widths of buses and other parameters. Components designed by the user take advantage of PHDL's automatic component selection and parameter solving abilities. As hardware changes, or better algorithms become available, a user's design can take full advantage of them, since individual subcomponents will be substituted by PHDL. Only functionally identical components can be substituted transparently. To keep the implementation of PHDL simple, the design does not use individual scoring functions. Instead, the meta-component has a select function to choose the best implementation. This allows us to keep the selection scheme simpler. With the current limited number of components, this is a practical solution to get PHDL working and improve its features quickly. In the future, probably a decentralized scoring system could be developed for selecting components and making it easier to add new ones to PHDL.

3.1 Why Python?

Python seems to be a natural choice as a language to build PHDL on. Python has widespread popular use as a scripting language and it is mature. In python, it is possible to overload how instance variables of classes are set, read, and deleted. This enables PHDL to have a natural way for adding connectors and subcomponents to a particular component. The language was an important choice allows PHDL to have an attractive syntax without needing additional parsing/compiling times. A key point from the PyHDL[4] project is that compile times slow development. C and Java, cannot dynamically add/remove instance variables to a class which leads to an uglier syntax or requires a compiler.

3.2 Connectors

Connectors represent actual wires and special collections of wires. The core set of connectors built into PHDL take the brunt of the complexity in intelligent connectors. The basic connector that represents Verilog wire or reg types is the `WIRECONNECTOR`.

3.2.1 WireConnector

The most often used connector is the `WireConnector`. It is used to make arbitrary width buses, and can be passed several parameters. An *HDLIOType* which specifies whether it is an Input, Output, Inout, or Wire port. The user may also specify a *HDLNetType*, which specifies if the bus is a wire, register, or several other standard Verilog types. In addition, a wire may be fixed with a specific width. Otherwise, the PHDL framework will attempt to solve for the bus width. After all components have fully propagated all their properties, any remaining unconfigured connectors and components will give error messages. Below is an example of four `WireConnectors` added to an empty component.

```
1 comp = Component("examplecomponent","exampleinstance")
2 comp.A = WireConnector(HDLIOType.Input)
3 comp.B = WireConnector(HDLIOType.Output)
4 comp.C = WireConnector(HDLIOType.Output,HDLNetType.Reg,width = 5)
5 comp.D = WireConnector(HDLIOType.Wire)
```

Listing 3.1: WireConnector Instantiations

In Listing 3.1 above, four connectors are instantiated named A, B, C and D, which are connectors inside the component comp. The first line instantiates a plain empty component, and in the following lines the connectors are added to the component. Connector A is a simple input connector with an unspecified width. Connector B, likewise, is a simple output connector. Connector C is an output connector that is a register, and has a width of 5 bits. Finally, connector D is not an input/output connector; it is an internal wire used to tie subcomponents together. This code will generate a verilog module with some inputs and outputs, but no logic. Later, during the discussion of components, it will become clear how to specify relationships between wire bus widths and other parameters.

The PHDL way to address components and connectors is to access them as attributes of a Python class. Originally, the design would use paths that were implemented by using strings that fully specify the path to a connector. This leads to messy and harder to read code. It also looked very non-pythonic. The better solution leads to an improvement in code readability. However, it is more difficult to determine where the connection is made, whether it is made at a component or its parent. This problems has mostly been solved, pos-

sibly corner cases still exist. The Beta Processor is a real world example that shows that most of the corner cases are correctly implemented. Keep in mind that implementing paths using strings does not avoid all of these problems. The downside of the current implementation is that it resulted in complicating PHDL's connection code. The cost is justifiable, because the end result is an easier to use language. In some places, strings are still in use. For example, there are methods that will allow the use of regular expressions to iterate over connectors with certain names. This particular method is useful in implementing components with a variable number of connectors.

Connectors are usually tricky to write and require many methods to be implemented. Existing connectors provide the user with almost every task that they would like to accomplish. In addition to the `WIRECONNECTOR`, there are `CONSTANTCONNECTOR`, `ANONYMOUSBULKCONNECTOR`, and `BULKCONNECTOR`. Users wishing to build connectors that are in groups, such as busses, should refer to Section 3.2.4 of this thesis.

3.2.2 ConstantConnector

In the special case that a literal constant is passed into a `CONNECT` statement, a `CONSTANTCONNECTOR` is instantiated. This connector should not be instantiated directly, as it is used as a bookkeeping hack. It helps PHDL implement sanity checks, and reduces the problem of connecting a constant to a wire. Listing 3.2, shows how to connect the wire *comp.addr* to a constant 0x12. Line 2 shows an adder that has a constant four attached to it. This example implements a `PC + 4` function for the beta processor. An intelligent version of the adder may try to realize that connector *b* is a constant value and simplify its logic. Given that such a component exists, PHDL will take advantage of it.

```

1 Connect(comp.addr,0x12)
2 comp.adder = Adder(a = comp.pc,b = 4,o = comp.pcplusfour)

```

Listing 3.2: Example use of connect to generate a ConstantConnector

3.2.3 AnonymousBulkConnector

The ANONYMOUSBULKCONNECTOR is the equivalent to Verilog's curly brackets. It allows the developer to concatenate a bunch of WIRECONNECTORS and constants into one single connector. The Beta Processor example uses ANONYMOUSBULKCONNECTORS in several places. The primary way to construct an ANONYMOUSBULKCONNECTOR is by using the *Add* method to add all the necessary connectors and constants. When adding wires using the *Add* method, an optional second argument specifies the number of times to repeat that connector. This feature makes wire manipulation operations, such as like sign extending a fixed width wire, very easy to implement in PHDL. The alternate way of constructing an ANONYMOUSBULKCONNECTOR is to pass a coma separated list of connectors as an argument to the constructor.

```
1 beta.romaddr = AnonymousBulkConnector()  
2 beta.romaddr.Add(beta.op[31:26])  
3 beta.romaddr.Add(beta.irq)  
4 beta.romaddr.Add(beta.z)  
5 beta.romdata = AnonymousBulkConnector(beta.aluop,beta.pcsel,...)
```

Listing 3.3: Example of the use of an AnonymousBulkConnector

In Listing 3.3, there are two examples of ANONYMOUSBULKCONNECTORS. Lines 1-4, contain a simple example concatenating the wire *beta.op[31:26]* to *beta.irq* and *beta.z*. Line 5, shows the shorthand way to create an ANONYMOUSBULKCONNECTORS.

3.2.4 BulkConnector

Most connectors that users would like to create are just collections of other connectors. For example any bus, such as PCI or I²C, in the real world is just a collection of wires. PHDL calls this the BULKCONNECTOR, it allows users to easily implement a collection of a few connectors. Simply add the subconnectors to instance variables, and the BULKCONNECTOR class takes care of the rest. An example of this is a memory connector, shown in Listing 3.4, with four subconnectors memory address (*ma*), read data (*rd*), write data (*wd*), and memory write enable (*we*).

```

1 class MyMemoryConnector(BulkConnector):
2     def __init__(self, master = True, addrwidth = None, buswidth = None):
3         BulkConnector.__init__(self)
4         if (master):
5             m = HDLIOType.Output
6             s = HDLIOType.Input
7             mt = HDLNetType.Reg
8             st = HDLNetType.Wire
9         else:
10            m = HDLIOType.Input
11            s = HDLIOType.Output
12            mt = HDLNetType.Wire
13            st = HDLNetType.Reg
14        self.ma = WireConnector(m,mt,addrwidth)
15        self.rd = WireConnector(s,st,buswidth)
16        self.wd = WireConnector(m,mt,buswidth)
17        self.we = WireConnector(m,mt,width = 1)
18        self.Width = buswidth
19        self.AddrWidth = addrwidth
20
21    def ConnectorConstraints(self, prj):
22        ConfigureEqual(prj, self.rd, self.wd, "Width")
23        ConfigureEqual(prj, self, self.wd, "Width")
24        ConfigureEqual(prj, self, "AddrWidth", self.ma, "Width")

```

Listing 3.4: A Simply Memory Connector

The constructor at line 3 calls the super class' constructor constructor. Lines 4 through 13 just allow us to easily select if this bus connector is a master or a slave. In this example it may be a CPU (master) or a block of Memory (slave). Lines 14 through 17 instantiate the four connectors. When they are assigned to instance variables, `BULKCONNECTOR` takes care of the magic and ties them properly to itself. The *addrwidth* and *buswidth* parameters allow the user to set a default width to the connector. The write enable pin is fixed with a width of one. In the current implementation of PHDL, parameters already set cannot be changed during the configuration phase. Once we set it to one we no longer have to worry about PHDL changing it later. The last four lines implements the method *ConnectorConstraints*, which verifies that our data connectors have the same width. This is the same mechanism that is used by components to add configuration constraints. Though optional, Lines 21 and 22 exist to keep the *Width* and *AddrWidth* variables in sync with the width of the wires themselves. In this example, the *Width* variables are not used, but possibly a component developer may wish to access them.

3.3 Components

Components bundle up connectors, connections and sub-components into one neat abstraction. Meta-Components have the job of making intelligent choices on which implementation to select. Components can be implemented as core components that generate Verilog code directly. Most component implementations are composite components, which build upon other components. Composite components can take advantage of new components that are added in the future. For example, a user may implement a new multiplier for a specific technology, such as a FPGA. Existing components that need a multiplier may use the newly created one, if it better suites the component's needs. An example of a small core component is the NOT gate shown below. Core components either generate verilog and/or are specific to a target technology.

3.3.1 Meta-Components

```
1 class Not(Component.Component):
2     def __init__(self,width = None,**cons):
3         self.Init()
4         self.Width = width
5         self.i = WireConnector(HDLIOType.Input,HDLNetType.Wire,width)
6         self.o = WireConnector(HDLIOType.Output,HDLNetType.Wire,width)
7         self.AutoConnect(cons)
8
9     def ConfigureComponent(self,prj):
10        if self.Instance is None:
11            self.Instance = NotImpl()
12            self.InitInstance()
13            self.Instance.ConfigureComponent(prj)
14            self.Instance.GenerateName()
15
16    def ParameterizationCheck(self,prj):
17        pass
```

Listing 3.5: Not Meta-Component

Listing 3.5 is a meta-component. It is only implemented by a NOTIMPL component. In lines 5 and 6, the input and output connectors *i* and *o* respectively are created. In the constructor of the component, first a call to the *Init()* method is made. The *Init()* method is inherited from the COMPONENT class. After that the meta-component will initialize

any needed variables and add all connectors. The call to *AutoConnect(cons)* will allow the user, at construction, to automatically connect any connector in the component to another connector. The user will pass in the connectors as parameters to the constructor of the meta-component.

ConfigureComponent is the function that should select a component implementation which can include another more specialized meta-component. The call to *InitInstance()* allows the component to automatically tie together variables, connectors, between the meta-component and the instance. Otherwise, *ConfigureComponent* should call the Instance's *ConfigureComponent* and ask it to generate a name. *GenerateName* is an optional function that generates a unique name that fully specifies the configuration of a component. For components such as a ROM, which may contain instance specific data, *GenerateName* should not be implemented in the instance so that a default implementation provides a guaranteed unique name.

ParameterizationCheck allows a component to check certain instance parameters for sanity checks just before generating the code. Usually, we should test that important variables have been computed, and that all necessary wires are connected. In most component implementations the *ConfigureComponent* method removes any optional unconnected connectors.

3.3.2 Low Level Implementation Components

```

1 class NotImpl(ComponentImpl.ComponentImpl):
2     def __init__(self):
3         pass
4
5     def ConfigureComponent(self, prj):
6         for e in self.Connectors:
7             e.ConfigureConnector(prj)
8             ConfigureEqual(prj, self, self.i, "Width")
9             ConfigureEqual(prj, self, "Width", self.o, "Width")
10
11    def ParameterizationCheck(self, prj):
12        if self.Width is None:
13            Dev.Debug(Dev.Error, "Error: NotImpl failed to configure...")
14        if (self.Width != self.GetConnector("i").Width)
15            or (self.Width != self.GetConnector("o").Width):
16            Dev.Debug(Dev.Error, "Error: Consistency check in NotIm ...")
17

```

```

18  def GenerateName(self):
19      self.Name = "Not" + str(self.Width)
20
21  def GenerateVerilogHDLBody(self, hdlwriter):
22      hdlwriter.Write("    assign o = ~i;\n")

```

Listing 3.6: Not Implementation of a Core Component

Listing 3.6 shows the actual implementation of NOT component. It implements four methods: *ConfigureComponent*, *ParameterizationCheck*, *GenerateName*, and *GenerateVerilogHDLBody*. The minimum required to implement a vanilla component is to create a constructor. This example generates Verilog code directly and thus is required to implement the *ConfigureComponent* and *ParameterizationCheck* methods.

In the constructor of NOTIMPL, developers may do some operations such as adding internal sub-components and connectors. As the NOTIMPL is very simple, we do not have add any internal connectors or sub-components.

The *ConfigureComponent* method allows us to put constraints on variables in the wires and in the component itself. This method is called iteratively, and lasts until all components have settled to a final solution of their configuration. It starts by the *ConfigureComponent* method calling all its sub-connector's *ConfigureConnector* methods. The lines following the connector loop, two configure CONFIGUREEQUAL statements ensure that the Width parameters are equal. The second line shows how to specify two different parameter names. There are other Configure statements available, such as CONFIGURELOG2 and CONFIGUREEXP2 that give a logarithmic or exponential relationship. In both of these cases the operation is rounded to the nearest integer.

Currently, all components only pass parameters around and never replace existing parameters with new values. If an inconsistency is reached, PHDL will throw an error, rather than trying to resolve this inconsistency. This eliminates the problem of PHDL not terminating and staying in an infinite loop attempting to solve a system of parameters. As an additional safety check, a variable holds the maximum number of iterations allowed (the default is 50). In the Beta Processor example only about 5 iterations are needed to completely solve all wire widths.

The *GenerateName* method allows users to use a unique name that fully specifies a particular component's configuration. This is not always possible or practical. For example, building multiple ROMs with different data. In these cases the *GenerateName* method is left out and the default implementation generates guaranteed unique name.

In the NOTIMPL component we want to output Verilog code directly. We must implement the *GenerateVerilogHDLBody* method that is called when we are allowed to output Verilog code directly. Most users will design components that do not generate Verilog or any other HDL directly, instead they will use subcomponents. As in the NOTIMPL component, the body only consists of code the declaration of local connectors and the header and footer of a Verilog module are generated by PHDL.

ParameterizationCheck is used as a final sanity check before generating the Verilog. *GenerateName* allows users to generate a unique name that completely specifies the type of component. This is not always possible or easy to do, but this method is optional and a randomly generated unique name will be used instead. *GenerateVerilogHDLBody* is used by the core components to output Verilog. In Listing 3.6 the *GenerateVerilogHDLBody* just outputs an assign statement to implement the not gate.

3.3.3 High Level Implementation Components

Multiply and Accumulate component is an example of a higher level component. The SIMPLEMAC component was created as an early demonstration of the PHDL Framework. Listing 3.7 shows the code for SIMPLEMAC that uses an old style syntax with many connect statements creating connections between various wires.

```
1 class SimpleMAC(Component.Component):
2     def __init__(self,width = None):
3         self.Init()
4
5         # Inputs
6         self.clk = WireConnector.WireConnector(HDLIOType.Input)
7         self.reset = WireConnector.WireConnector(HDLIOType.Input)
8         self.a = WireConnector.WireConnector(HDLIOType.Input)
9         self.b = WireConnector.WireConnector(HDLIOType.Input)
10        self.out = WireConnector.WireConnector(HDLIOType.Output)
11
12        # Subcomponents
```

```

13     self.macmult = Multiplier.Multiplier(width = width)
14     self.macadder = Adder.Adder()
15     self.macregister = DLatch.DLatch()
16
17     Connect(self.macregister.q,self.out) # Final Output
18
19     Connect(self.a,self.macmult.a) # Multiplier Inputs
20     Connect(self.b,self.macmult.b)
21
22     Connect(self.macmult.o,self.macadder.a) # Adder Inputs
23     Connect(self.out,self.macadder.b)
24     Connect(self.macadder.o,self.macregister.d) # Register Input
25
26     Connect(self.macregister.clk,self.clk)
27     Connect(self.macregister.reset,self.reset)
28
29     def GenerateName(self):
30         if (self.Name is None) and not(self.out.Width is None):
31             return "SimpleMAC" + str(self.out.Width)

```

Listing 3.7: SimpleMAC Component Implementation




Figure 3-1: Diagram of the SimpleMAC.

SIMPLEMAC generates a multiply and accumulate component, show in Figure 3-1 is the corresponding schematic. In this simple component we just define our inputs and outputs then connect our components together. The constructor of SIMPLEMAC just wires together the subcomponents together. SIMPLEMAC does not output any Verilog on its own. Since its a very simple example and generates no Verilog code on its own we don't even need to implement a *GenerateVerilogHDLBody* Method. The SIMPLEMAC places no additional constraints between wires and subcomponents so it does need to overload the *Configure-Component* or *ParameterizationCheck* methods. All constraints come from SIMPLEMAC's

subcomponents. Although, if a developer wishes he could apply extra constraints by overloading the *ConfigureComponent* and *ParameterizationCheck* methods. To implement *GenerateName* in this component just concatenates the width of the component to the name "SimpleMAC." Since *ConfigureComponent* is not implemented, we just get the bus width from the output connector out.

3.4 Connections

As previously shown in Listing 3.7, `CONNECT` statements tie various connectors together. Automatically a connection is instantiated that aids a connector to iterate over its siblings and to configure each other with various parameters. The `CONNECTION` class is not something to implement its a single generic implementation used only to maintain lists of all connected connectors. The only things a developer needs to know about the connection class is two instance variables is *Connectors* and *LocalConnector*. *Connectors* is a dictionary of all connectors that are connected to the instance of this component through a *LocalConnector*. To get the local component of a `CONNECTION` we simply can look at *LocalConnector.Component*.

Connections are simple classes that manage lists of connectors that are tied together. They are mostly for internal use and the user will not need to interact with them at all. Specialized connectors may need to use the methods and instance variables provided by the `CONNECTION` class. Two important instance variables are provided: *Connectors* and *LocalConnector*. *Connectors* points to all connectors that are tied to the local connector. *LocalConnector* is the local connector itself. In the current PHDL implementation we don't generate assign statements; instead all connectors in the current component that connect to a parent components connector go in the *Connectors* dictionary. The *LocalConnector* the input or output connector itself. The choice not to make different kinds of connections was a deliberate one, as it would add unneeded complexity. The choice was either put all the complexity in the `CONNECTOR` class or spread it with a greater overhead into the various connection classes. Placing the complexity in the `CONNECTION` class can be very difficult to maintain when compatible connectors of different types exist. For example, a `WIRECONNECTION` class would have to deal with special case when an `ANONYMOUSBULKCONNECTOR`

connects to a `WireConnector`.

3.5 PHDL's Evolution

As PHDL evolved, a handful of problems occurred with implementing the meta-component and component relationship. A user who wished to build a meta-component/component would be burdened with extra code or some inconsistencies may arise during configuration phase. The inconsistencies occur when the component has a copy of the meta-components variables or objects. This can lead to one component left with variables that are not configured. Originally, to fix this problem all access to certain variables were stored in the meta-component. This led to slightly messier code that tended to be unreadable. Inheritance did make sense and was not possible, because we wanted to take an instance of a meta-component and essentially convert it into a component. This transformation is not easy to implement because of all the references that meta-component may have pointing to it. What was needed was to verify that all variables and parameters were centrally stored in one single class instance. Thankfully, Python offered a solution that may make some cringe at first. Python allows for `__setattr__` and `__getattr__` to intercept variable access to non-existent variables. Using these two methods, the `Component` class can provide a component with the ability to link itself with a meta-component. This also simplifies the way Connectors are added to a component. In the past, we used a method call to add a connector. Currently, users may just assign to an instance variable a connector and it is automatically linked to the component. The behavior becomes almost like inheritance that is dynamically modifiable. The term used is virtual inheritance.

PHDL does use Python's ability to manipulate a class's namespace using `__setattr__` and `__getattr__` methods. The major example that affects the user is in Component design. Using this feature, PHDL can give the user a sort of run time dynamic inheritance. It works by chaining Components together in a linked list. Every time something accesses a variable only the bottom level meta-component stores the variables. In this design only single inheritance is permitted. It behaves like inheritance because a meta-component can import new functionality by linking itself with its component instance. All currently implemented

components only have a meta-component and a component. Although, in the foreseeable future users may want more complicated hierarchies of meta-components that select more specialized meta-components, which in turn select an implementation component.

This implementation of virtual inheritance enables many simplifications to the framework to be made. Before implementing virtual inheritance problems occurred with properties not being propagated properly due to replacing instances of connectors in the components internal lists. Virtual inheritance eliminates this problem and enables more powerful reuse of code since we can also access functions.

During the development of several components it became clear that syntactic sugar was needed to help simplify commonly used code. The two main syntactic sugars were operator overloading for connectors and the short hand notation for connecting wires through the component's constructor.

Operator overloading for PHDL instantiate the corresponding PHDL component. Using a '+' operator, for example, will automatically instantiate a PHDL ADDER with two inputs. This design choice allows these operators to take full advantage of the PHDL framework. Implementing this feature is quite difficult; it requires improving the way connections are made in order to allow for automatically created connectors to get renamed and/or merged with a local connector that the user constructed.

An arguably more important syntactic improvement reducing the number of CONNECT statements that allows developers to reduce the code size greatly. To implement this the constructor of meta-components can take in arbitrary number of parameters, and a helper function is called that connects connectors together. The Beta processor makes extensive use of this feature. Listing 3.8 shows the general form and Listing 3.9 shows the new short hand form for instantiating an adder.

```
1 comp.adder = Adder()  
2 Connect(comp.adder.a,inputone)  
3 Connect(comp.adder.b,inputtwo)  
4 Connect(comp.adder.o,output)
```

Listing 3.8: Standard Syntax

```
1 comp.adder = Adder(a = inputone,b = inputtwo,o = output)
```

Listing 3.9: New Syntactic Sugar

For components with many more inputs this feature can reduce code size easily in half. The only caveat is that the connector being passed in must already exist! Although, that should not matter because either component can tie to the output or input of another. Thus, a `CONNECT` statement should not be required.

During the design of the Beta it became clear that this syntax can reduce code complexity. The Beta was shortened by more than half of the number the lines of code and the file size. It seems that forcing the condition that the connector must already exist could be bothersome. However, during the design of any component, including the Beta, the logical design method was to follow a flow through a major data path. This means that a bunch of logic devices get chained together in sequence; only a few connectors are left as `CONNECT` statements.

Chapter 4

Example: The Beta Processor

A large project is needed to show off PHDL's features and prove that it is a practical tool to build hardware. The Beta processor that is used as a teaching tool for MIT 6.004, an introductory course in computer architecture, serves as a major example. A Verilog implementation of the Beta exists allowing for a good comparison. Some of PHDL's shortcomings that were discovered during the development of Beta were corrected and some will be addressed by future development. For example, the `ANONYMOUSBULKCONNECTOR` was created to make it easy to concatenate multiple connectors together. Many improvements and bugfixes to the component library were made. Many of the corner case bugs in PHDL's core were also removed by developing and testing the Beta.

The choice was made to avoid using operator overloading, since this practice is questionable. Operator overloading can obscure the implementation. It is sometimes convenient to use the shorthand of overloading an operator, but it would have saved about ten lines of code in the Beta. In cases where lots of algebraic equations are used, operators can save large amounts of code. If one were building digital signal processing circuitry, then it may be useful to use operator overloading.

4.1 Beta Processor

The Two Stage Beta Processor was inspired by Chris Terman's two stage Beta implementation in Verilog. The initial Two Stage Beta Processor was implemented as a circuit. An outline

Opcode	Description
ADD[C]	Addition
SUB[C]	Subtraction
MUL[C]	Multiplication
DIV[C]	Division
CMPEQ[C]	Compare Equal
CMPLT[C]	Compare Less Than
CMPLE[C]	Compare Less Than or Equal
AND[C]	Bitwise And
OR[C]	Bitwise Or
XOR[C]	Bitwise Xor
SHL[C]	Shift Left
SHR[C]	Shift Right
SRA[C]	Arithmetic Shift Right
LD	Load Word
ST	Store Word
JMP	Jump Register
BEQ	Branch Equal to Zero
BNE	Branch Not Equal to Zero
LDR	Load Word PC-Relative

Table 4.1: Beta Instruction Summary.

of how to turn the Beta into a component is in Section 4.8. The full source code is available in Appendix B.

Figure 4-1 shows the high level diagram of the Beta Processor. The Beta is a simple 32 bit RISC architecture processor. All instructions are 32 bits wide. Table 4.1 contains a summary of all the instructions available in the Beta processor. The Multiply and Divide instructions are not implemented in the Beta discussed in this chapter. The "C" suffix that exists in some opcodes is for the constant forms of the opcode. Figure 4-2 shows the two encodings of instructions in the Beta. The register form operates on two registers and writes the result to a third one. The constant form operates on a register and a sign extended constant and writes the result to another register.

In this chapter, the problem of building the Beta, is broken down into four main chunks: program counter control, register file, arithmetic and logic unit (ALU), and control logic. In Section 4.3 the implementation of the program control circuit is explained in detail. Section 4.4 contains the register file implementation. It utilizes PHDL's built in register file





Figure 4-1: Simplified diagram of the Beta microprocessor.

Register Instruction Format:



Constant Instruction Format:




Figure 4-2: Both forms of the instruction encoding available on the Beta.

component. Thus, the black box of the register file is never implemented, as a very general implementation is built in to PHDL. Instead, the surrounding logic is what is developed in that section. The ALU is one of the more involved sections as no generic enough of an implementation is available for use. The ALU is implemented from scratch in Section 4.5. Finally, Section 4.7 explores the implementation of the control logic. It is implemented with a ROM and extra logic.

4.2 Starting a Circuit

A Circuit in PHDL is just an empty `COMPONENT` with connectors and components added to it. Then, it is passed to the `PROJECT` class along with any global user parameters. PHDL will solve missing parameters and recursively construct the circuit. If all parameters are solved to valid values, PHDL can then generate the corresponding Verilog code.

Listing 4.1, shows the beginning of the code to instantiate the Beta. To avoid warning messages the inputs and outputs have been marked used. This is done by calling the *SetUsed()* method. The call can be compactly written in one line since the *SetUsed()* method conveniently returns *self*. This is completely optional and is only used to suppress some warning messages.

```

1 comp = Component.Component("betainstance","beta2")
2 comp.clk = WireConnector(HDLIOType.Input).SetUsed()
3 comp.reset = WireConnector(HDLIOType.Input).SetUsed()
4 comp.irq = WireConnector(HDLIOType.Input,width = 1).SetUsed()
5 comp.ma = WireConnector(HDLIOType.Output,width = 32).SetUsed()

```

```

6 comp.mdin = WireConnector(HDLIOType.Input).SetUsed()
7 comp.mdout = WireConnector(HDLIOType.Output).SetUsed()
8 comp.mwe = WireConnector(HDLIOType.Output).SetUsed()

```

Listing 4.1: Beta Processor Inputs and Outputs

Line 1 shows the creation of the component assigned to the variable `comp`. In the following lines the input and output connectors are attached to it. In the example above the minimum number of widths possible were specified. In this case only the memory address has a width of 32 and the *irq* wire has a width of one. All other wires receive their parameters from their relationship to these wires. Notice that some wires connect to components that already force a relationship. For example, the `DLATCH` component forces *clk* and *reset* to have a width of one. Other constraints can come from using sub-wires as will be shown later on.

A handful of internally used wires were declared without any parameters. Table 4.2 summarizes all the defined wires and their purpose. Only two of the 29 signals have the width parameter defined. The remaining signals will have their width parameters solved by PHDL.

4.3 Program Counter and Control

The program counter control circuit is what enables processors to implement branches, interrupts, and other control flow operations. The Beta requires a fairly simple program counter implementation. The three constant targets that are required are reset, illegal opcode, and irq. In addition, the PC + 4 and a jump target from the ALU are also possible. Figure 4-3 shows what must be implemented. The Beta uses the most significant bit(MSB) of the PC to disable interrupts. The control logic has been modified to inspect the MSB.

```

1 comp.npc = DLatch(reset = comp.reset,clk = comp.clk,
2   en = comp.not_msel.o)
3 comp.pcinc = Adder(a = comp.npc.q,b = 4)
4 comp.pcplusfour = DLatch(reset = comp.reset,clk = comp.clk,
5   en = comp.not_msel.o,d = comp.pcinc.o)
6 comp.pcmux = Mux(sel = comp.pcsel,a = 0x80000000,b = 0x80000004,
7   c = 0x80000008,d = comp.mamux.b,e = comp.pcinc.o,
8   o = comp.npc.d)

```

Name	IO Type	Width(if specified)	Description
clk	Input	None	Processor Clock
reset	Input	None	Processor Reset
irq	Input	1	Interrupt Request
ma	Output	32	Memory Address
mdin	Input	None	Memory Data (Input)
mdout	Output	None	Memory Data (Output)
mwe	Output	None	Memory Write Enable
inst	Wire	None	Current Instruction
z	Wire	None	Zero from RA1
co	Wire	None	Carry Out from ALU
aluz	Wire	None	ALU output is zero
v	Wire	None	Overflow in ALU
n	Wire	None	ALU output is negative
werf	Wire	None	Write Enable Register File
annul	Wire	None	Annul the IF stage
msel	Wire	None	Memory Select
msel_next	Wire	None	Memory Select (next cycle)
mwrite	Wire	None	Memory Write
pre_werf	Wire	None	Unmodified werf from ROM
wasel	Wire	None	wasel mux select
pcsel	Wire	None	pcsel mux select
wdsel	Wire	None	wdsel mux select
asel	Wire	None	asel mux select
bsel	Wire	None	bsel mux select
csel	Wire	None	csel mux select
shiftdir	Wire	None	Shift Direction
shiftsext	Wire	None	Shift with Sign Extend
addsub_op	Wire	None	Add/Subtract Operation
compare_op	Wire	None	Compare Operation

Table 4.2: List of signals used in the two stage Beta.




Figure 4-3: Program counter control logic.

```

9 Connect(comp.pcmux.o,comp.mamux.a)
10 Connect(comp.mamux.o,comp.ma)
11 Connect(comp.mamux.sel,comp.msel_next)
12
13 comp.instreg = DLatch(reset = comp.reset,en = comp.not_msel.o,
14   clk = comp.clk,d = comp.mdin,q = comp.inst)

```

Listing 4.2: PC Control Logic and the Instruction Register

The program control logic implementation is fairly straightforward, using the short hand of passing in the wire names into a component's instantiation that can be accomplished with a few lines of code. Lines 1-8 implement the two D-Latches, the incrementer, and the mux. Lines 9-14 implement the instruction register and tie the memory address output to the program counter. With a fairly short piece of code we are able to tie together the entire circuit.

Lines 1-2 creates *npc*, the next pc register, and ties the clock and reset signal. The input comes from the *pcmux*, and the output goes to the pc incremter. In line 3 the incremter was implemented as an Adder with an input tied to a constant 4. A few cases like this, where constants are put into arithmetic or shifting units, lead to the idea that some units should be able to optimize themselves and implement constant versions. Currently this is not the case, but all the infrastructure is there and all it takes is making new implementations of components. Lines 4-5 contains the register of the incremented pc. Finally, there is the mux that forms the loop of these four components.

There are some CONNECT statements here that could have been avoided if we instantiated MAMUX inside the code. CONNECT statements are an ugly construct to use, but it is possible to write just about anything in PHDL without using them. Often, due to organization of the design it may feel necessary to use a few CONNECT statements. In this case, the organization is laid out and a few of these statements are required. The last two lines create the instruction register that loads instructions from memory.

This first part of the Beta is fairly easy to implement using PHDL. It should be no longer than any implementation in Verilog. If we take into account the implementations of the various component's themselves then PHDL would be longer in code size. Although, this is not a fair comparison, since PHDL adds the intelligence of good component selection. PHDL empowers component reuse, so PHDL will be able to address more complex problems easier as components are added to its library.

4.4 Register File

Register files are common enough that PHDL has a generic register file component. The REGISTERFILE component allows developers to specify several commonly implemented behaviors. Parameters such as making one register a constant zero are available in PHDL's REGISTERFILE component.

```
1 comp.mnextmux = Mux(sel = comp.msel_next,a = comp.inst[15:11],
2   b = comp.inst[25:21])
3 comp.mmux = Mux(sel = comp.msel) # Write Back Register Address
```




Figure 4-4: Diagram of the register file and surrounding logic.

```

4 comp.msellatch = DLatch(d = comp.inst[25:21], q = comp.mmux.b,
5   clk = comp.clk, reset = comp.reset)
6 comp.regfile = RegisterFile(constantzero = 31, regs = 32,
7   x = comp.wdmux.o, xsel = comp.mmux.o, xwe = comp.werf,
8   clk = comp.clk, asel = comp.inst[20:16], bsel = comp.mnextmux.o)
9 comp.wamux = Mux(sel = comp.wasel, a = comp.inst[25:21], b = 30,
10  o = comp.mmux.a)
11 comp.zbitand = BusNor(i = comp.regfile.a, o = comp.z) # Compute Z

```

Listing 4.3: Register File and Related Logic

The register file is fairly simple to implement in PHDL. In the register file code we modify as needed the selection inputs to the register file. Figure 4-4 shows what needs to be implemented. Lines 1-5 and 9-10 implement the modifications to the register file's select inputs. The store instruction requires that the register use bits 25 through 21 of the opcode for the source register. This functionality is implemented in lines 1-2. Line 3-5 and 9-10 in combination implement the write back address modification. Lines 4-5 is a DLATCH to delay the write back address by one clock cycle in all cases, except when an exception occurs. In line 5 the *wamux* is used to switch the write back register for exceptions. Lines 6-8 instantiates the register file with most of the inputs included as parameters. The *constantzero* parameter ensures that reads from register 31 return zero and the *regs* parameter sets how many registers total to have. The *regs* parameter could be left out to be solved by PHDL from the fact that we have 5 bit wide inputs to our register select inputs. The REGISTERFILE component knows that there is an exponential relationship between the two. The final line computes the zero test using a BUSNOR component. BUSNOR and similar components allow

us to take a bus and perform a particular logic operation on all the bits.

4.5 Arithmetic and Logic Unit

Arithmetic and Logic Unit (ALU) implements most of a processors integer computational abilities. The ALU in the two stage Beta processor implements all mathematical operations, including those for branching and memory access.




Figure 4-5: Diagram of the Arithmetic and Logic Unit

Figure 4-5 shows a diagram of the ALU internals. The inputs to all blocks, are A and B, discussed below. These two inputs are from the register file that are passed to three muxes. This enables the Beta to easily substitute operand B with a constant, and to take care of other special inputs to the ALU. The adder/subtractor connects its outputs to the compare circuit to implement the compare operations; in addition, shifting and logic operations are implemented. The Beta implements the or, and, xor logic operations. The not logic operation can be implemented by xor'ing a value with -1.

```

1 comp.amux = Mux(a = comp.regfile.a, b = comp.pcplusfour.q,
2   sel = comp.ase1)
3 comp.pcxext = SignExt(i = comp.inst[15:0])
4 comp.pcxextshift = AnonymousBulkConnector(comp.pcxext.o[29:0], (0, 2))
5 comp.cmux = Mux(a = comp.pcxext.o, b = comp.pcxextshift,
6   sel = comp.csel)
7 comp.bmux = Mux(a = comp.regfile.b, b = comp.cmux.o,
8   sel = comp.bsel)
9 comp.alu_shr1 = Shift(i = comp.amux.o, s = comp.regfile.b[4:0],

```



```

10     o = comp.wdmux.b,dir = comp.shiftdir,sext = comp.shiftsext)
11 comp.alu_adder = AddSub(a = comp.amux.o,b = comp.bmux.o,
12     o = comp.wdmux.c,op = comp.addsub_op,co = comp.co,
13     z = comp.aluz,v = comp.v,n = comp.n)
14 Connect(comp.jt,comp.alu_adder.o)
15 comp.alu_compare = Compare(z = comp.aluz,v = comp.v,n = comp.n,
16     op = comp.compare_op,o = comp.wdmux.d) # Compare Circuit
17 comp.alu_or = Or(a = comp.amux.o,b = comp.bmux.o,o = comp.wdmux.e)
18 comp.alu_and = And(a = comp.amux.o,b = comp.bmux.o,
19     o = comp.wdmux.f)
20 comp.alu_xor = Xor(a = comp.amux.o,b = comp.bmux.o,
21     o = comp.wdmux.g)

```

Listing 4.4: Arithmetic and Logic Unit

The Arithmetic and Logic Unit in the PHDL Beta connects to the large write back mux that selects between all the ALU components, as well as the program counter and memory. The beginning of the ALU is the modifications to the input sources used by ALU components. Path A is modified by *amux*, while path B is a bit more complicated. Path B contains the *bmux* to select either the register, or a constant input. The constant input uses *cmux* to select between the sign extended program counter and the same number multiplied by four. Sign extension occurs with the use of an intelligent `SIGNEXT` component. The multiply by four operation actually just uses an `ANONYMOUSBULKCONNECTOR` to implement a two bit shift. In theory it should be as efficient as using a shifter with a constant input of two (at the time of the implementation the constant shifter was not implemented). Lines 9-13 instantiate a shifter and an adder/subtractor. In line 14 we tie the jump target to the output of the adder. In this implementation of the Beta the jump target wire is used as an output address for memory operations, as well as the address for jumps. Single cycle implementations of the Beta often split these two wires and take the jump target directly from the register file. Comparison opcodes use the comparator, in lines 15-16, that is tied to the state zero(*z*), overflow(*v*), and negative(*n*) outputs of the *alu_adder*. Lines 17 through 21 implement the logic operations needed by the Beta instruction set.

4.6 Write Back Stage

```

1 Connect(comp.wdmux.sel,comp.wdssel)

```

```

2 Connect(comp.mdin,comp.wdmux.a)
3 Connect(comp.wdmux.h,comp.pcplusfour.q)
4 Connect(comp.mdout,comp.regfile.b)

```

Listing 4.5: Write Back Stage and Memory Read/Write

The write back code only has a few connect statements. One ties the *wdmux*'s select line to *wdsel* input from the control ROM. Connect *wdmux*'s first input to the memory input and tying the last input to the PC + 4 input from the program counter control logic. The last statement also ties memory output to the second read output from the register file. This wraps up most of the beta processor; only the control logic remains.

4.7 Control Logic

The control logic, the brains of any processor, are implemented as a ROM with a small amount of boolean logic. The boolean logic implements branching and signals dealing with annulling, conditional branches, reset, and other operations.

```

1 comp.annul_not = Not(i = comp.pcsel[2])
2 comp.annul_reg = DLatch(clk = comp.clk,reset = comp.reset,
3   d = comp.annul_not.o,q = comp.annul)
4 comp.msel_next_not_annul = Not(i = comp.annul)
5 comp.msel_next_andA = And(a = comp.not_reset.o,
6   b = comp.msel_next_not_annul.o)
7 comp.msel_next_andB = And(a = comp.mem_next,b = comp.not_msel.o)
8 comp.msel_next_andC = And(a = comp.msel_next_andA.o,
9   b = comp.msel_next_andB.o,o = comp.msel_next)
10 comp.msel_reg = DLatch(clk = comp.clk,reset = comp.reset,
11   d = comp.msel_next,q = comp.msel)
12 comp.werf_not = Not(i = comp.werf)
13 comp.mwrite_next_andA = And(a = comp.msel_next,b = comp.mem_next)
14 comp.mwrite_next_andB = And(a = comp.werf_not.o,
15   b = comp.mwrite_next_andA.o,o = comp.mwe)
16 comp.mwrite_reg = DLatch(clk = comp.clk,reset = comp.reset,
17   d = comp.mwe,q = comp.mwrite)
18 comp.werf_not_mwrite = Not(i = comp.mwrite)
19 comp.werf_not_mem_next = Not(i = comp.mem_next)
20 comp.werf_and = And(a = comp.msel_next_not_annul.o,
21   b = comp.werf_not_mem_next.o)
22 comp.werf_mux = Mux(a = comp.werf_not_mwrite.o,
23   b = comp.werf_and.o,o = comp.werf,sel = comp.msel)
24 comp.notreset_three = AnonymousBulkConnector((comp.not_reset.o,3))
25 comp.z_three = AnonymousBulkConnector((comp.z,3))
26 comp.branch_three = AnonymousBulkConnector((comp.branch,3))

```

```

27 comp.pcsel_andbz = And(a = comp.z_three,b = comp.branch_three)
28 comp.pcsel_xorbzpc = Xor(a = comp.pcsel_eff,
29     b = comp.pcsel_andbz.o)
30 comp.pcsel_andrbzpc = And(a = comp.pcsel_xorbzpc.o,
31     b = comp.notreset_three,o = comp.pcsel)

```

Listing 4.6: Control Logic (w/o ROM)

The implementation of the two stage Beta includes a ROM, which does most of the decoding operations. The ROM is not enough because many of the control signals have to be modified for special cases. Lines 1-2 are used for annulling the next instruction which occurs. In lines 3-7 the *msel_next* wire is calculated, which is used for deciding memory operation cycle versus a normal instruction fetch/execute. In the two stage pipeline, the next cycle must be annulled for memory operations because memory bus is shared for data and code. Line 7 is clocking *msel_next* through a DLATCH to create *msel* since that must be delayed for the second stage for memory operations.

The memory write enable signal is calculated from lines 8-10 and again it is delayed one cycle in line 11 using another DLATCH. The *mem_next* and *msel_next* wires say that a memory operation is occurring in the current instruction. Checking that the *werf* signal is not asserted shows that it is a memory write as apposed to a memory read.

Lines 12-15, in Listing 4.6, determine the *werf* signal value. Essentially, *werf* is always asserted except during memory stores and annulled cycles. This is easily implemented as a mux, which during memory operations checks that the *mwrite* signals is not asserted. During non-memory operations it ensures that neither *annul* and *mem_next* are asserted.

The last complex operation left is the *pcsel* modification. This is used only for conditional branches and for reset. IRQs and illegal opcodes are handled by the ROM itself. It functions because the branch *pcsel* value is the logic inverse of the *pcsel* increment value. During a branch instruction if the zero bit is asserted, then *pcsel* effective (*pcsel_eff*) is inverted. When a reset occurs, *pcsel* is set to zero this is implemented with the and statement in line 19. In lines 16 through 18 the ANONYMOUSBULKCONNECTORS are used to repeat concatenated wires three times. The parenthesis with a connector, a comma, and a number is the syntax used to allow single wires to be repeated in an ANONYMOUSBULKCONNECTORS. In the case of constants that are being passed in, it is used to specify the width of the constant that

ANONYMOUSBULKCONNECTORS should output. The ROM is the source of most signals, including ones used to compute the signals above.

```

1 comp.not_npc31 = Not(i = comp.nextpc[31])
2 comp.irqandnpc = And(a = comp.irq,b = comp.not_npc31.o,
3     o = comp.interupt)
4 comp.rcin = AnonymousBulkConnector(comp.interupt,comp.inst[31:26])
5 comp.rcout = AnonymousBulkConnector(comp.branch,comp.mem_next,
6     comp.wasel,comp.pcsel_eff,comp.wdsel,comp.shiftdir,
7     comp.shiftsext,comp.asel,comp.bsel,comp.csel,comp.addsub_op,
8     comp.compare_op)
9 comp.control = ROM(a = comp.rcin,d = comp.rcout) # ROM
10
11 for i in range(64): # Set Invalid Opcodes
12     comp.control[i] = 0x04F00
13
14 for i in range(64): # IRQ
15     comp.control[i+64] = 0x06700
16
17 comp.control[0x018] = 0x0A010 # LD
18 comp.control[0x019] = 0x0A010 # ST
19 ...

```

Listing 4.7: Control Logic ROM

The ROM here needs as input the 6 bit opcode number and the interrupt wire which is irq when interrupts are enabled, and zero when interrupts are disabled. In the Beta architecture the interrupt enable is determined by the most significant bit of the program counter. By using ANONYMOUSBULKCONNECTORS we concatenate all the significant wires together for the input address to the ROM, and the output data from the ROM. The PHDL ROM component allows for indexed access to the ROM contents. This allows the user to write Python code to generate the ROM contents. In this case, two loops set the invalid opcodes and the IRQ's. Then a partial listing shows the writes to the ROM for the load and store instructions. The full contents of the ROM is shown in Appendix B.

4.8 Creating a Component

With a complete Beta implemented as a circuit it is easy to create a component. The first task is to create a simple meta-component. The constructor consists of a call to *Init()*, the initializing the input/output wires, and a call to *AutoConnect()*. The only constraints applied

in this component are the 32 bit memory input and the one bit input to *irq*, which has been left as before. In Listing 4.8 is the Beta meta-component.

```
1 class Beta(Component.Component):
2     def __init__(self,**cons):
3         self.Init()
4         self.clk = WireConnector(HDLIOType.Input)
5         self.reset = WireConnector(HDLIOType.Input)
6         self.irq = WireConnector(HDLIOType.Input,width = 1)
7         self.ma = WireConnector(HDLIOType.Output,width = 32)
8         self.mdin = WireConnector(HDLIOType.Input)
9         self.mdout = WireConnector(HDLIOType.Output)
10        self.mwe = WireConnector(HDLIOType.Output)
11        self.AutoConnect(cons)
12
13    def ConfigureComponent(self,prj):
14        if self.Instance is None:
15            self.Instance = Beta2Impl()
16            self.InitInstance()
17            self.Instance.ConfigureComponent(prj)
18            self.Instance.GenerateName()
19
20    def ParameterizationCheck(self,prj):
21        pass
```

Listing 4.8: Beta Meta-Component

The *ConfigureComponent* method only needs to instantiate the BETA2IMPL if the instance has not been initialized. Then the standard calls to configure the instance and generate a name.

The remainder of the code that exists can just be placed into a vanilla component inside the constructor. Where we had *comp* we will once again replace it with *self*. Also, the *GenerateName* function was implemented to always return "Beta2." This is a two stage pipelines beta and given any number of instances within a single session of using PHDL, they will be all identical in their configuration. The full code listing is available in Appendix B. One can see that it is a fairly straight forward task to create a component from an existing circuit.

Chapter 5

Conclusion

PHDL is a developing language. As with any language, it should continue to improve and serve as a solution to more complex user problems. From the development of PHDL a handful of major challenges have emerged that can be addressed in the future.

5.1 Future Work

Using PHDL to build the Beta processor showed that PHDL is a practical language for hardware development. Several major issues still remain. Component implementation can be made easier by creating a decentralized system for component selection. Debugging the Beta has proved it can be difficult to debug generated Verilog, and a PHDL simulator must be made available. A handful of syntactic improvements can be made to enable faster development. Tools to help developers with common problems such as state machines and truth tables need to be developed.

5.1.1 Improving Component Selection

The current component selection scheme has been satisfactory for now, but as more implementations are added, meta-components will become complex with long conditional statements to decide which component to use. An important future direction is the use of goal oriented programming. If we instead treat our components as goals and allow them to score how well they can implement a function it becomes easy to add components. Meta-

components may not be need to be written by a developer, and the goal oriented planner will auto-generate skeleton meta-components.

Goal orientation is a very natural extension to the PHDL framework. During the late development of the PHDL framework, it became clear that components should score themselves, but this overlapped so much with goal oriented design that it ought to be left as part of the extension of goal orientation. The future view of PHDL is really part of a two part system using the goal oriented planner to achieve tasks.

5.1.2 Address Debugging Challenges

During the development and testing of the Beta it became abundantly clear that debugging the generated Verilog code was difficult. Thankfully, a decision was made to keep the generated code as clean as possible. Developers can read the Beta PHDL code and see the auto-generated code and quickly understand what it is doing. However, many IP Core generators used by commercial companies to license their IP's in a configurable form do not always generate human readable code. The real solution to the problem of debugging is to enable PHDL itself to debug and simulate components. Using python to write a test bench can be much more powerful than the current Verilog test benches.

All that is required is that any component that generates Verilog code directly must simulate that code, although this is a complicated addition. High level components that are built on other components would inherit the ability to simulate themselves.

5.1.3 General Improvements

The last major improvement is the continued addition of components to the PHDL Framework. This could be done by a community open source effort as people who find this useful can contribute new components and specialized implementations for various FPGA targets.

PHDL could benefit from specialized components that allow users to organize their code and thought processes better. For example enabling users to design components using truth tables or state diagrams can very useful.

5.2 Concluding Remark

As PHDL gains new features the Beta processor example can be reduced in complexity. Currently, the Beta example was about equal to the Verilog implementation in number of lines of code. The Verilog code available in Appendix C relies completely on the synthesis tool to decide the best way to implement a particular logic function. For example, it explicitly uses the add operator to implement an adder. This keeps the Verilog code easy to read but constrains the use of optimized hardware specific components. The synthesis tool may or may not implement a particular function in an optimized way. The PHDL version is able to replace every component including the adders with hardware specific versions. The Beta example shows that a design can be written with similar complexity to a Verilog implementation, while achieving better portability and platform specific optimizations.

The future work on PHDL will serve to make PHDL a useful language that can be adopted for rapid hardware development. PHDL has many benefits over other HDLs and can serve as a powerful front end to Verilog.

Appendix A

PHDL Framework Source Code

The core of the PHDL Framework comes first then the majority of the components that I have implemented are included. Some of these components may not use the short hand way of implementing a feature. Due to the constant evolution to improve the syntax and functionality some components have been left using deprecated functions or may not look as neat as they should.

```
1  #!/usr/bin/env python
2
3  __all__ = [ "Component", "ComponentImpl", "Connector", "Dev", "HDLIOType", "HDLNetType",
4             "HDLWriter", "Project", "Util", "VerilogWriter" ]
5
6  # Here I define all special functions like Connect
7
8  import math
9
10 """
11 This is probably the most complicated single function it takes
12 care of all the special cases of tying two connectors together.
13 Hopefully I will continue to clean it up.
14 """
15 def connect(a,b):
16     if (a is None) or (b is None):
17         Dev.Debug(Dev.Error,"Connect: Trying to connect None to something!")
18         return
19     if isinstance(a,int) or isinstance(a,long):
20         a = Connectors.ConstantConnector.ConstantConnector("CONST" + str(a),b.Comp.Parent,a)
21     if isinstance(b,int) or isinstance(b,long):
22         b = Connectors.ConstantConnector.ConstantConnector("CONST" + str(b),a.Comp.Parent,b)
23     if (a.Comp is b.Comp):
24         if not(a.Conn is None) and not(b.Conn is None):
25             # Check if a connection is anonymous then rename else we make an assign
26             if (a.Conn.IsAnonymous()):
27                 a.Comp.Parent.__delattr__(a.Conn.LocalConnector.Name)
28                 a.Conn.ReconnectTo(b.Conn)
29                 # Fix the connector!
30             elif (b.Conn.IsAnonymous()):
31                 b.Comp.Parent.__delattr__(b.Conn.LocalConnector.Name)
```

```

32         b.Conn.ReconnectTo(a.Conn)
33     else:
34         Dev.Debug(Dev.Stop,"Connect: Assign gen incomplete!!!")
35     else:
36         Dev.Debug(Dev.Stop,"Connect: Assign gen incomplete!!!!")
37     return
38 elif (a.Comp.Parent is b.Comp.Parent) and not(a.Comp.Parent is None):
39     connectionA = a.Comp.InstanceName + ":" + a.Name
40     connectionB = b.Comp.InstanceName + ":" + b.Name
41     if not(a.Conn is None) and (b.Conn is None):
42         conn = a.Conn
43     elif not(b.Conn is None) and (a.Conn is None):
44         conn = b.Conn
45     elif not(a.Conn is None) and not(b.Conn is None):
46         # This deals with the icky case of anonymous connector renaming!
47         if (a.Conn.IsAnonymous() == 1):
48             a.Comp.__delattr__(a.Name)
49             a.Conn.ReconnectTo(b.Conn)
50         elif (b.Conn.IsAnonymous() == 1):
51             b.Comp.__delattr__(b.Name)
52             b.Conn.ReconnectTo(a.Conn)
53     else:
54         Dev.Debug(Dev.Stop,"Connect: Assign gen incomplete!")
55     return
56 else:
57     # Generate (unconfigured) duplicate connector
58     localconnector = a.Duplicate()
59     a.Comp.Parent.Anonymous = localconnector
60     # Generate connection - Any assignment to Anonymous should SetAnonymous
61     conn = Connection.Connection(localconnector)
62     localconnector.SetLocalConnection(conn)
63     a.Connect(conn)
64     b.Connect(conn)
65 elif (a.Comp.Parent is b.Comp) or (a.Comp is b.Comp.Parent):
66     if (a.Comp is b.Comp.Parent):
67         t = a
68         a = b
69         b = t
70     connectionA = a.Comp.InstanceName + ":" + a.Name
71     connectionB = b.Name
72     if not(b.LocalConn is None):
73         conn = b.LocalConn
74     else:
75         conn = Connection.Connection(b)
76     if not(a.Conn is None):
77         # Hard case connector renaming!
78         if (a.Conn.IsAnonymous() == 1):
79             a.Comp.Parent.__delattr__(a.Conn.LocalConnector.Name)
80             a.Conn.ReconnectTo(conn)
81     else:
82         print a.Name + a.Comp.InstanceName
83         Dev.Debug(Dev.Stop,"Connect: Assign gen incomplete!!")
84     else:
85         # Simple case a new connector!
86         a.Connect(conn)
87         b.SetLocalConnection(conn)
88 else:
89     print "Trying to connect: " + a.Comp.InstanceName + "." + a.Name + " " +
90         b.Comp.InstanceName + "." + b.Name
91     Dev.Debug(Dev.Stop,"Connect: Cannot connect connectors that are far apart!")
92     conn.Attach(connectionA,a)
93     conn.Attach(connectionB,b)
94
95 # Make the Connect function a builtin
96 __builtins__["Connect"] = connect
97
98 del connect
99

```

```

100 # Configure Rules
101 def configureequal(prj,obja,parama,objb,paramb = None):
102     if paramb is None:
103         # Fix it to the behavior I want
104         # ConfigureEqual(obja,objb,"Width") - Shorthand
105         paramb = objb
106         objb = parama
107         parama = paramb
108     if (obja.__getattr__(parama) is None) and not(objb.__getattr__(paramb) is None):
109         obja.__setattr__(parama,objb.__getattr__(paramb))
110         if isinstance(obja,Connector.Connector):
111             prj.AddChangedConnector(obja)
112     if (objb.__getattr__(paramb) is None) and not(obja.__getattr__(parama) is None):
113         objb.__setattr__(paramb,obja.__getattr__(parama))
114         if isinstance(objb,Connector.Connector):
115             prj.AddChangedConnector(objb)
116
117 def configurelog2(prj,obja,parama,objb,paramb = None):
118     if paramb is None:
119         # Fix it to the behavior I want
120         # ConfigureLog2(obja,objb,"Width") - Shorthand
121         paramb = objb
122         objb = parama
123         parama = paramb
124     if (obja.__getattr__(parama) is None) and not(objb.__getattr__(paramb) is None):
125         obja.__setattr__(parama,int(math.ceil(math.log(objb.__getattr__(paramb),2))))
126         if isinstance(obja,Connector.Connector):
127             prj.AddChangedConnector(obja)
128     if (objb.__getattr__(paramb) is None) and not(obja.__getattr__(parama) is None):
129         objb.__setattr__(paramb,math.pow(2,obja.__getattr__(parama)))
130         if isinstance(objb,Connector.Connector):
131             prj.AddChangedConnector(objb)
132
133 def configureexp2(prj,obja,parama,objb,paramb = None):
134     if paramb is None:
135         # Fix it to the behavior I want
136         # ConfigureExp2(obja,objb,"Width") - Shorthand
137         paramb = objb
138         objb = parama
139         parama = paramb
140     if (obja.__getattr__(parama) is None) and not(objb.__getattr__(paramb) is None):
141         obja.__setattr__(parama,int(math.pow(2,objb.__getattr__(paramb))))
142         if isinstance(obja,Connector.Connector):
143             prj.AddChangedConnector(obja)
144     if (objb.__getattr__(paramb) is None) and not(obja.__getattr__(parama) is None):
145         objb.__setattr__(paramb,int(math.ceil(math.log(obja.__getattr__(parama),2))))
146         if isinstance(objb,Connector.Connector):
147             prj.AddChangedConnector(objb)
148
149 __builtins__["ConfigureEqual"] = configureequal
150 __builtins__["ConfigureLog2"] = configurelog2
151 __builtins__["ConfigureExp2"] = configureexp2

```

Listing A.1: PHDL/___init___py

```

1 #!/usr/bin/env python
2 # PHDL Component
3
4 import re
5
6 import Dev
7 import Connection
8
9 import HDLIOType
10

```

```

11 import Connector
12
13 class Component(object):
14     """Component Class
15
16     All PHDL components are built upon this class. This takes
17     care of a lot of the tedious work of building a component.
18     It also manages I/O and code generation. It provides a generic API for that.
19     """
20     def __init__(self, name = None, instancename = None):
21         Dev.Debug(Dev.Info, "Component.__init__(self)")
22         self.Init(name, instancename)
23
24     # *PUBLIC* Initializes the component
25     def Init(self, name = None, instancename = None):
26         self.Instance = None
27         self.MetaInstance = self
28         self.Parent = None
29         self.Name = name
30         if not(self.__dict__.has_key("InstanceName")):
31             self.InstanceName = instancename
32         self.Connectors = [ ]
33         self.Components = { }
34         self.NetNameNumber = 0
35         self.CompNameNumber = 0
36         self.DelayedAutoConnect = { }
37
38     # *PUBLIC* Initializes the instance of this component
39     def InitInstance(self):
40         # These two variables form the linked list that provide our view
41         # of namespaces.
42         self.Instance.Instance = self.Instance
43         self.Instance.MetaInstance = self
44         self.Instance.InitLogic()
45
46     def InitLogic(self):
47         Dev.Debug(Dev.Info, "Component.InitLogic(self)")
48
49     # *PUBLIC* Overload how namespaces work so we can clean syntax
50     def __setattr__(self, attr, val):
51         Dev.Debug(Dev.Info, "Component.__setattr__(self, attr, val)")
52         # Attempts to set anonymous turn into an auto-generated name!
53         if attr == "Anonymous":
54             if isinstance(val, Component):
55                 val.Instance = None
56                 val.MetaInstance = val
57                 val.InstanceName = self.GenerateComponentName()
58                 val.Parent = self.GetMetaInstance()
59                 self.AddSubcomponent(val)
60             elif isinstance(val, Connector.Connector):
61                 val.Name = self.GenerateNetName()
62                 val.Comp = self.GetMetaInstance()
63                 val.SetAnonymous()
64                 val.LateInit()
65                 self.AddConnector(val)
66             else:
67                 Dev.Debug(Dev.Stop, "Error self.Anonymous is a reserved variable name!")
68             return
69         if isinstance(val, Component) and (attr != "Instance") and
70             (attr != "MetaInstance") and (attr != "Parent"):
71             #val.Init(instancename = attr)
72             val.Instance = None
73             val.MetaInstance = val
74             val.InstanceName = attr
75             val.Parent = self.GetMetaInstance()
76             self.AddSubcomponent(val)
77             return
78         if isinstance(val, Connector.Connector):

```

```

79     # If the connector exists then we run Connect!
80     # If you want to overwrite a connector you must delete it first
81     # so as to unbind it properly from the current Connector!
82     if not(self.GetConnector(attr) is None):
83         # Maybe I should check for autogen names but I think were ok!
84         # At Least throw an error
85         # TODO: Make sure this throughs an error when its not possible(currently)
86         Connect(self.GetConnector(attr),val)
87     else:
88         val.Name = attr
89         val.Comp = self.GetMetaInstance()
90         val.LateInit()
91         self.AddConnector(val)
92     return
93     # Default case for non-special components/connectors
94     # Modify all special variables to by tied between shell/instance
95     if not(self.MetaInstance is self) and (attr != "Instance")
96         and (attr != "MetaInstance"):
97         self.MetaInstance.__setattr__(attr,val)
98     else:
99         self.__dict__[attr] = val
100
101     # *PUBLIC* Overload how namespaces work so we can clean syntax
102     def __getattr__(self,attr):
103         Dev.Debug(Dev.Info,"Component.__getattr__(self,attr)")
104         # Avoid Infinite Recursion on Initialization
105         if (attr == "MetaInstance"):
106             return None
107         # Modify all special variables to by tied between meta/instance
108         if not(self.MetaInstance is self) and not(self.MetaInstance is None):
109             return self.MetaInstance.__getattr__(attr)
110         elif self.MetaInstance is self:
111             if self.__dict__.has_key(attr):
112                 return self.__dict__[attr]
113             if not(self.GetSubcomponent(attr) is None):
114                 return self.GetSubcomponent(attr)
115             if not(self.GetConnector(attr) is None):
116                 return self.GetConnector(attr)
117             print "Trying to get " + attr + " in component " + self.InstanceName
118             Dev.Debug(Dev.Stop,"Component.__getattr__(self,attr) does not exist!!!")
119
120     # *PUBLIC* Overload how namespaces work so we can clean syntax
121     def __delattr__(self,attr):
122         Dev.Debug(Dev.Info,"Component.__delattr__(self,attr)")
123         if not(self.GetConnector(attr) is None):
124             # This has to be cleaned up to allow connectors a chance to cleanup logic!
125             self.Connectors.remove(self.GetConnector(attr))
126         return
127         Dev.Debug(Dev.Stop,"Component.__delattr__: UH OH CANT DELETE!")
128         # We can not delete components yet!
129
130     # *INTERNAL* Used to add all subcomponents to the project for generation phase
131     def AddBindings(self,project):
132         """Adds Bindings to a project
133         test
134         """
135         Dev.Debug(Dev.Info,"Component.AddBindings(self,project)")
136         project.AddComponent(self)
137         for k, v in self.Components.iteritems():
138             v.AddBindings(project)
139
140     # *INTERNAL* Adds a connector to self
141     def AddConnector(self,con):
142         Dev.Debug(Dev.Info,"Component.AddConnector(self,con)")
143         # Check for duplicate connectors
144         self.Connectors.append(con)
145
146     # *INTERNAL* Gets a connector from self

```

```

147 def GetConnector(self, conname):
148     Dev.Debug(Dev.Info, "Component.GetConnector(self, conname)")
149     for e in self.Connectors: # Normal connectors Including Subconnectors
150         if e.Name == conname:
151             return e;
152     return None
153
154 # *INTERNAL* Adds a subcomponent to self
155 def AddSubcomponent(self, comp):
156     Dev.Debug(Dev.Info, "Component.AddSubcomponent(self, comp)")
157     self.Components[comp.InstanceName] = comp
158     comp.AutoConnectInternal()
159
160 # *INTERNAL* Gets a subcomponent from self
161 def GetSubcomponent(self, compname):
162     Dev.Debug(Dev.Info, "Component.AddSubcomponent(self, compname)")
163     splitcomponentname = re.split("[\.]", compname, 1)
164     if self.Components.has_key(splitcomponentname[0]):
165         if len(splitcomponentname) == 1:
166             retvalue = self.Components[splitcomponentname[0]]
167             if not(retvalue.Instance is None) and (retvalue.Instance != retvalue):
168                 return retvalue.Instance
169             else:
170                 return retvalue
171         else:
172             return
173             self.Components[splitcomponentname[0]].GetSubcomponent(splitcomponentname[1])
174     else:
175         return None
176
177 # *PUBLIC* Allows you to iterate over a pattern of connectors
178 def ConnectorIterator(self, pattern = "."):
179     cons = []
180     for e in self.Connectors:
181         if re.match(pattern, e.Name, 1):
182             cons.append(e)
183     return cons
184
185 # *PUBLIC* Allows you to iterate over a pattern of components
186 def ComponentIterator(self, pattern = "."):
187     cons = []
188     for k, v in self.Components.iteritems():
189         if re.match(pattern, k, 1):
190             cons.append(v)
191     return cons
192
193 # *PUBLIC* Saves dictionary of connections
194 def AutoConnect(self, wiredictionary):
195     self.DelayedAutoConnect = wiredictionary
196
197 # *INTERNAL* Used to autoconnect wires after component is attached
198 def AutoConnectInternal(self):
199     for k, v in self.DelayedAutoConnect.iteritems():
200         for e in self.Connectors:
201             if (k == e.Name):
202                 Connect(v, e)
203     return
204
205 """ConfigureComponent(self) - Configures the local component and its subcomponents
206 This method configures all connectors and then components. The implementation of this
207 method must select our optimum instance (Allow it to add new components), configure
208 connectors, and configure any subcomponents.
209 """
210 def ConfigureComponent(self, prj):
211     Dev.Debug(Dev.Info, "Component.ConfigureComponent(self)")
212     self.Instance = self
213     for e in self.Connectors:
214         e.ConfigureConnector(prj)

```

```

215     for k,v in self.Components.iteritems():
216         v.ConfigureComponent(prj)
217     if self.Name is None:
218         self.GenerateName(prj);
219
220     # Last minute configuration check
221     # This reports errors and warnings
222     def ParameterizationCheck(self,prj):
223         Dev.Debug(Dev.Info,"Component.ParameterizationCheck(self,prj)")
224         for e in self.Connectors:
225             e.ParameterizationCheck(prj)
226         for k,v in self.Components.iteritems():
227             v.ParameterizationCheck(prj)
228
229     def GetInstance(self):
230         Dev.Debug(Dev.Info,"Component.GetInstance(self)")
231         if (self.Instance is None):
232             Dev.Debug(Dev.Error,"Error: Unconfigured component " + self.InstanceName)
233         else:
234             return self.Instance
235
236     def GetMetaInstance(self):
237         Dev.Debug(Dev.Info,"Component.GetMetaInstance(self)")
238         if (self.MetaInstance is self):
239             return self
240         else:
241             return self.MetaInstance.GetMetaInstance()
242
243     # For Input/Output Lists I need to build the List first
244     # then write the list out in order to properly solve the comma problem
245     def GenerateVerilogHDLHeader(self,hdlwriter):
246         Dev.Debug(Dev.Info,"Component.GenerateVerilogHDLHeader(self,hdlwriter)")
247         if self.Name is None:
248             Dev.Debug(Dev.Stop,"PANIC: self.Name is not set in instance " + self.InstanceName)
249         hdlwriter.Write("module " + self.Name + "(")
250         i = 0
251         for e in self.Connectors:
252             if e.IOType != HDLIOType.Wire:
253                 i = i + 1
254         for e in self.Connectors:
255             if e.IOType != HDLIOType.Wire:
256                 e.WriteIOPortNames(hdlwriter)
257                 i = i - 1
258             if i != 0:
259                 hdlwriter.Write(",")
260         hdlwriter.Write(");\n");
261         for e in self.Connectors:
262             e.WriteIOPorts(hdlwriter)
263         hdlwriter.Write("\n");
264         for e in self.Connectors:
265             e.WriteIOPortLogic(hdlwriter)
266         for k,v in self.Components.iteritems():
267             hdlwriter.Write("\n" + v.Name + " " + v.InstanceName + "(\n")
268             i = 0
269             for c in v.Connectors:
270                 if c.IOType != HDLIOType.Wire:
271                     i = i + 1
272             for c in v.Connectors:
273                 if c.IOType != HDLIOType.Wire:
274                     i = i - 1
275                 c.WriteIOPortBindings(hdlwriter)
276                 if i != 0:
277                     hdlwriter.Write(",\n")
278             hdlwriter.Write("\n);\n")
279
280     def GenerateVerilogHDLBody(self,hdlwriter):
281         Dev.Debug(Dev.Info,"Component.GenerateVerilogHDLBody(self,hdlwriter)")
282         if not(self.Parent is None):

```

```

283     Dev.Debug(Dev.Warning,"Warning: " + self.InstanceName + " has no local code.")
284     hdlwriter.Write("\n\t// No Body\n");
285
286     def GenerateVerilogHDLFooter(self,hdlwriter):
287         Dev.Debug(Dev.Info,"Component.GenerateVerilogHDLFooter(self,hdlwriter)")
288         hdlwriter.Write("endmodule\n\n\n")
289
290     def GenerateVerilogHDL(self,hdlwriter):
291         Dev.Debug(Dev.Info,"Component.GenerateVerilogHDL(self,hdlwriter)")
292         self.GenerateVerilogHDLHeader(hdlwriter)
293         self.GenerateVerilogHDLBody(hdlwriter)
294         self.GenerateVerilogHDLFooter(hdlwriter)
295
296     def GenerateVHDLHeader(self,hdlwriter):
297         Dev.Debug(Dev.Stop,"Component.GenerateVHDLHeader(self,hdlwriter) NOT IMPLEMENTED")
298
299     def GenerateVHDLBody(self,hdlwriter):
300         Dev.Debug(Dev.Stop,"Component.GenerateVHDLBody(self,hdlwriter) NOT IMPLEMENTED")
301
302     def GenerateVHDLFooter(self,hdlwriter):
303         Dev.Debug(Dev.Stop,"Component.GenerateVHDLFooter(self,hdlwriter) NOT IMPLEMENTED")
304
305     def GenerateVHDL(self,hdlwriter):
306         Dev.Debug(Dev.Info,"Component.GenerateVerilogHDL(self,hdlwriter)")
307         self.GenerateVHDLHeader(hdlwriter)
308         self.GenerateVHDLBody(hdlwriter)
309         self.GenerateVHDLFooter(hdlwriter)
310
311     def GenerateNetName(self):
312         Dev.Debug(Dev.Info,"HDLComponent.GenerateNetName(self)")
313         tmpstr = "net" + str(self.NetNameNumber)
314         self.NetNameNumber += 1
315         return tmpstr
316
317     def GenerateComponentName(self):
318         Dev.Debug(Dev.Info,"HDLComponent.GenerateComponentName(self)")
319         tmpstr = "comp" + str(self.CompNameNumber)
320         self.CompNameNumber += 1
321         return tmpstr
322
323     def GenerateName(self,prj = None):
324         Dev.Debug(Dev.Info,"HDLComponent.GenerateName(self)")
325         if (self.Parent is None):
326             # We are an unnamed main component just set the name to maincomponent
327             self.Name = "maincomponent"
328         elif not(prj is None):
329             # Get a global name unique from the project
330             if self.Name is None:
331                 self.Name = prj.GenerateComponentTypeName()
332         else:
333             Dev.Debug(Dev.Stop,"Error GenerateName must be implemented or something.")
334         return self.Name

```

Listing A.2: PHDL/Component.py

```

1  #!/usr/bin/env python
2  # PHDL ComponentImpl
3
4  import Dev
5
6  import Component
7
8  class ComponentImpl(Component.Component):
9      def ParameterizationCheck(self):
10         Dev.Debug(Dev.Info,"ComponentImpl.ParameterizationCheck(self)")

```

Listing A.3: PHDL/ComponentImpl.py

```
1  #!/usr/bin/env python
2  # PHDL Connection
3
4  import Dev
5
6  class Connection:
7      def __init__(self, locconn):
8          Dev.Debug(Dev.Info, "Connection.__init__(self)")
9          self.Connectors = { }
10         self.LocalConnector = locconn
11
12         # *INTERNAL* Attach a wire to a connector
13         def Attach(self, connectionpath, connector):
14             Dev.Debug(Dev.Info, "Connection.Attach(self, comp, conname)")
15             self.Connectors[connectionpath + " " + connector.Name] = connector
16
17         # *INTERNAL* Sets a connection's anonymous flag
18         def SetAnonymous(self):
19             self.LocalConnector.SetAnonymous()
20             return self
21
22         # *INTERNAL* Returns the connection's anonymous flag
23         def IsAnonymous(self):
24             return self.LocalConnector.IsAnonymous()
25
26         # *INTERNAL* Reconnects all wires to a target connector
27         def ReconnectTo(self, targetconnector):
28             if (self.IsAnonymous() == 0):
29                 Dev.Debug(Dev.Stop, "Connection: Ack! I'm not an anonymous connection!")
30             for k,v in self.Connectors.iteritems():
31                 v.Conn = targetconnector
32                 targetconnector.Connectors[k] = v
```

Listing A.4: PHDL/Connection.py

```
1  #!/usr/bin/env python
2  # PHDL Connector
3
4  import Dev
5  import Components
6  import HDLIOType
7
8  class Connector(object):
9      def __init__(self):
10         Dev.Debug(Dev.Info, "Connector.__init__(self)")
11         self.Name = ""
12         self.Conn = None
13         self.LocalConn = None
14         self.Comp = None
15         self.IsUsed = 0
16         self.Anonymous = 0
17
18         # *PUBLIC* Optional method called after a connector is attached to a component
19         def LateInit(self):
20             return
21
22         # *PUBLIC* Overload how namespaces work so we can clean syntax
23         def __setattr__(self, attr, val):
```

```

24     Dev.Debug(Dev.Info,"Connector.__setattr__(self,attr,val)")
25     self.__dict__[attr] = val
26
27     # *PUBLIC* Overload how namespaces work so we can clean syntax
28     def __getattr__(self,attr):
29         Dev.Debug(Dev.Info,"Connector.__getattr__(self,attr)")
30         if self.__dict__.has_key(attr):
31             return self.__dict__[attr]
32         else:
33             Dev.Debug(Dev.Stop,"Unknown attribute: " + attr)
34             return None
35
36     # *INTERNAL* Choose a common parent!
37     def ChooseCommonParent(self,b):
38         if isinstance(b,int):
39             # I dont actually have to create a component
40             # Connect does that automatically for me!
41             return a.Comp
42         if (self.Comp is b.Comp) and not(b.Comp is None):
43             return self.Comp
44         elif (self.Comp.Parent is b.Comp) and not(b.Comp is None):
45             return b.Comp
46         elif (b.Comp.Parent is self.Comp) and not(self.Comp is None):
47             return self.Comp
48         elif (self.Comp.Parent is b.Comp.Parent) and not(self.Comp.Parent is None):
49             return self.Comp.Parent
50         else:
51             Dev.Debug(Dev.Stop,"No common parent between wires!")
52
53     # *PUBLIC* Add operator
54     def __add__(self,b):
55         adder = Components.Adder.Adder()
56         self.ChooseCommonParent(b).Anonymous = adder # Bind it to an autogenerated name
57         Connect(self,adder.a)
58         Connect(b,adder.b)
59         mywire = self.Duplicate()
60         self.ChooseCommonParent(b).Anonymous = mywire
61         Connect(mywire,adder.o)
62         return mywire# the return value is an anonymous wire
63
64     # *PUBLIC* Sub operator
65     def __sub__(self,b):
66         subtractor = Components.Sub.Sub()
67         self.ChooseCommonParent(b).Anonymous = subtractor # Bind it to an autogenerated name
68         Connect(self,subtractor.a)
69         Connect(b,subtractor.b)
70         mywire = self.Duplicate()
71         self.ChooseCommonParent(b).Anonymous = mywire
72         Connect(mywire,subtractor.o).SetAnonymous()
73         return mywire# the return value is an anonymous wire
74
75     # *PUBLIC* Or operator
76     def __or__(self,b):
77         orgate = Components.Or.Or()
78         self.ChooseCommonParent(b).Anonymous = orgate # Bind it to an autogenerated name
79         Connect(self,orgate.a)
80         Connect(b,orgate.b)
81         mywire = self.Duplicate()
82         self.ChooseCommonParent(b).Anonymous = mywire
83         Connect(mywire,orgate.o).SetAnonymous()
84         return mywire# the return value is an anonymous wire
85
86     # *PUBLIC* And operator
87     def __and__(self,b):
88         andgate = Components.And.And()
89         self.ChooseCommonParent(b).Anonymous = andgate # Bind it to an autogenerated name
90         Connect(self,andgate.a)
91         Connect(b,andgate.b)

```

```

92     mywire = self.Duplicate()
93     self.ChooseCommonParent(b).Anonymous = mywire
94     Connect(mywire, andgate.o).SetAnonymous()
95     return mywire# the return value is an anonymous wire
96
97     # *PUBLIC Xor operator
98     def __xor__(self,b):
99         xorgate = Components.Xor.Xor()
100         self.ChooseCommonParent(b).Anonymous = xorgate # Bind it to an autogenerated name
101         Connect(self,xorgate.a)
102         Connect(b,xorgate.b)
103         mywire = self.Duplicate()
104         self.ChooseCommonParent(b).Anonymous = mywire
105         Connect(mywire,xorgate.o).SetAnonymous()
106         return mywire# the return value is an anonymous wire
107
108     # Do something intelligent with shift/rotate constant -> subwire
109     # otherwise instantiate a component
110
111     # *PUBLIC* Set name of a connector
112     def SetName(self,str):
113         Dev.Debug(Dev.Info,"Connector.SetName(self,str)")
114         self.Name = str;
115
116     # *PUBLIC* Configure an IO Port
117     def ConfigureConnector(self,prj):
118         Dev.Debug(Dev.Info,"Connector.ConfigureConnector(self,prj)")
119         if not(self.Conn is None):
120             for k,v in self.Conn.Connectors.iteritems(): # Check type?
121                 self.ConfigureEachOther(prj,v)
122         elif (self.IOType != HDLIOType.Wire) and (self.IsUsed == 0):
123             Dev.Debug(Dev.Warning,"Warning: Connector " + self.Name +
124                 " is not connected to anything.")
125         # Check Locally connected components
126         if not(self.LocalConn is None):
127             for k,v in self.LocalConn.Connectors.iteritems(): # Check type?
128                 self.ConfigureEachOther(prj,v)
129
130     # *PUBLIC* Exchange parameters between two connectors
131     def ConfigureEachOther(self,prj,v):
132         Dev.Debug(Dev.Info,"Connector.ConfigureEachOther(self,prj,v)")
133
134     # *PUBLIC* Check the configuration just before code generation
135     def ParameterizationCheck(self,prj):
136         Dev.Debug(Dev.Info,"Connector.ParameterizationCheck(self,prj)")
137
138     # *INTERNAL* Write IO Port input/output/wire/reg definitions
139     def WriteIOPorts(self,hdlwriter):
140         Dev.Debug(Dev.Info,"Connector.WriteIOPorts(self,hdlwriter)")
141
142     # *INTERNAL* Write IO Port names in a comma seperated list
143     def WriteIOPortNames(self,hdlwriter):
144         Dev.Debug(Dev.Info,"Connector.WriteIOPortNames(self,hdlwriter)")
145
146     # *INTERNAL* Write IO Port bindings to another module
147     def WriteIOPortBindings(self,hdlwriter):
148         Dev.Debug(Dev.Info,"Connector.WriteIOPortBindings(self,hdlwriter)")
149
150     # *INTERNAL* Writes Local IO Port Logic to the current module
151     def WriteIOPortLogic(self,hdlwriter):
152         Dev.Debug(Dev.Info,"Connector.WriteIOPortLogic(self,hdlwriter)")
153
154     # *INTERNAL* Returns binding name string
155     def WriteIOPortBindingName(self,relparent = None):
156         Dev.Debug(Dev.Info,"Connector.WriteIOPortBindingName(self,hdlwriter)")
157         if (relparent is None) or (relparent is self.Comp):
158             return self.Name
159         elif (relparent is self.Comp.Parent):

```

```

160     if (self.Conn is None) or (self.Conn.LocalConnector is None):
161         print self.Name
162         Dev.Debug(Dev.Stop,
163                 "PANIC: Trying to write a binding for an unconnected connector!")
164         return self.Conn.LocalConnector.Name
165
166
167     # *INTERNAL* Sets the parent connector
168     def Connect(self, conn):
169         Dev.Debug(Dev.Info, "Connector.Connect(self, conn)")
170         self.Conn = conn
171
172     # *INTERNAL* Sets the local connector
173     def SetLocalConnection(self, conn):
174         Dev.Debug(Dev.Info, "Connector.SetLocalConnection(self, conn)")
175         self.LocalConn = conn
176
177     # *PUBLIC* Mark a connector as used to avoid warning messages
178     # Fools us into thinking its connected
179     def SetUsed(self):
180         Dev.Debug(Dev.Info, "Connector.SetUsed(self)")
181         self.IsUsed = 1
182         return self
183
184     # *PUBLIC* Checks if a connector is connected
185     def IsConnected(self):
186         Dev.Debug(Dev.Info, "Connector.IsConnected(self)")
187         if (self.Conn is None) and (self.IsUsed is 0):
188             return 0
189         else:
190             return 1
191
192     # *PUBLIC* Removes a connector from a module
193     def Remove(self):
194         self.Comp.__delattr__(self.Name)
195
196     # *PUBLIC* Sets a connector's anonymous flag
197     def SetAnonymous(self):
198         self.Anonymous = 1
199         return self
200
201     # *PUBLIC* Returns the connector's anonymous flag
202     def IsAnonymous(self):
203         return self.Anonymous
204
205     # *INTERNAL* Duplicates a connector to create a local wire of the same type
206     def Duplicate(self):
207         Dev.Debug(Dev.Error, "Error: Connector does not implement the
208                 Duplicate method you cannot use anonymous connections.")

```

Listing A.5: PHDL/Connector.py

```

1  #!/usr/bin/env python
2  # PHDL Debugging Utility Functions
3
4  # Enumeration
5  Debug = 4
6  Info = 3
7  Warning = 2
8  Error = 1
9  Stop = 0
10
11 # Change Me
12 DebugLevel = 2
13

```

```

14 # State Variables
15 global totalwarnings
16 totalwarnings = 0
17 global totalerrors
18 totalerrors = 0
19 global represswarning
20 represswarning = 0
21
22 import os
23
24
25 def ResetErrorCount():
26     global totalwarnings
27     global totalerrors
28     global represswarning
29     totalwarnings = 0
30     totalerrors = 0
31     represswarning = 0
32
33 def ShowResults(msg):
34     if totalerrors == 0:
35         print msg + " Completed Successfully"
36     else:
37         print msg + " Failed: " + str(totalerrors) + " Errors"
38     if totalwarnings != 0:
39         print str(totalwarnings) + " Warnings encountered"
40     print ""
41     if totalerrors != 0:
42         os._exit(-1)
43
44 def Debug(level,msg):
45     global totalwarnings
46     global totalerrors
47     global represswarning
48     if (level == Warning) and (represswarning == 1):
49         return
50     if DebugLevel >= level:
51         print msg
52     if level == Warning:
53         totalwarnings += 1
54     if level == Error:
55         totalerrors += 1
56     if totalwarnings >= 40:
57         print "Error: Too many warnings"
58         os._exit(-1)
59     if totalerrors >= 20:
60         print "Error: Too many errors"
61         os._exit(-1)
62     if level == Stop:
63         print "FATAL ERROR EXITTING"
64         os._exit(-1)
65
66 def DisableWarnings():
67     global represswarning
68     represswarning = 1
69
70 def EnableWarnings():
71     global represswarning
72     represswarning = 0

```

Listing A.6: PHDL/Dev.py

```

1 #!/usr/bin/env python
2 # PHDL HDLIOType
3

```

```

4 Input = 1
5 Output = 2
6 InOut = 3
7 Wire = 4

```

Listing A.7: PHDL/HDLIOType.py

```

1 #!/usr/bin/env python
2 # PHDL HDLNetType
3
4 Wire = 1
5 Reg = 2
6 Tri = 3
7 Wand = 4
8 Wor = 5
9 Triand = 6
10 Trior = 7
11 Trireg = 8

```

Listing A.8: PHDL/HDLNetType.py

```

1 #!/usr/bin/env python
2 # PHDL HDLWriter
3
4 import Dev
5 import HDLNetType
6
7 class HDLWriter:
8     def __init__(self):
9         Dev.Debug(Dev.Info,"HDLWriter.__init__(self)")
10
11     def Open(self,str):
12         Dev.Debug(Dev.Info,"HDLWriter.Open(self,str)")
13         self.outfile = open(str,'w+')
14         self.Write("// Autogenerated by PHDL\n\n");
15
16     def Close(self):
17         Dev.Debug(Dev.Info,"HDLWriter.Close(self)")
18         self.outfile.close()
19
20     def Write(self,str):
21         Dev.Debug(Dev.Info,"HDLWriter.Write(self,str)")
22         self.outfile.write(str)
23
24     def WriteModule(self,module):
25         Dev.Debug(Dev.Error,"HDLWriter.WriteModule(self,module) ERROR NOT IMPLEMENTED")

```

Listing A.9: PHDL/HDLWriter.py

```

1 #!/usr/bin/env python
2 # PHDL Project
3
4 import Dev
5 import Component
6
7 """
8 Project Parameters:
9 TARGET:

```

```

10 * XILINX_SPARTAN
11 * XILINX_SPARTAN2
12 * XILINX_SPARTAN3
13 * XILINX_VIRTEX
14 * XILINX_VIRTEX2
15 * XILINX_VIRTEX2PRO
16 * XILINX_VIRTEX3
17 * XILINX_VIRTEX4
18 * RTL
19 * SIM
20 GOAL:
21 * SIZE
22 * SPEED
23 * POWER
24 """
25
26 class Project:
27     def __init__(self, cirname = ""):
28         Dev.Debug(Dev.Info, "Project.__init__(self)")
29         self.Name = cirname
30         self.UnconfiguredComponents = { }
31         self.Components = { }
32         self.MainComponentInstance = None
33         self.MainComponentName = ""
34         self.MultipleFiles = 0
35         self.Parameters = { }
36         self.ChangedComponents = { }
37         self.CompNameNumber = 0
38
39     # Component Interface
40     def AddComponent(self, comp):
41         Dev.Debug(Dev.Info, "Project.AddComponent(self, typename, comp)")
42         self.UnconfiguredComponents[comp] = comp
43
44     def RemoveComponent(self, comp):
45         Dev.Debug(Dev.Info, "Project.RemoveComponent(self, typename, comp)")
46         self.UnconfiguredComponents = comp
47
48     def SetMainComponent(self, instance):
49         Dev.Debug(Dev.Info, "Project.SetMainComponent(self, typename)")
50         iterations = 0
51         self.MainComponentInstance = instance
52         TmpComponents = { }
53         # New Auto-Configuration Method
54         self.MainComponentInstance.AddBindings(self)
55         TmpComponents = self.UnconfiguredComponents
56         while len(TmpComponents) != 0:
57             print "Iteration " + str(iterations) + ": " + str(len(TmpComponents)) +
58                 " Changed Components"
59             self.ChangedComponents.clear()
60             # - Add all components to the change list
61             for c in TmpComponents:
62                 c.ConfigureComponent(self)
63             if (iterations == 0):
64                 Dev.DisableWarnings()
65                 TmpComponents = self.ChangedComponents.values()
66                 iterations += 1
67             if iterations > 50:
68                 Dev.Debug(Dev.Stop, "Project needs more than 50 iterations to solve
69                     please check that there are no bugs.")
70             Dev.EnableWarnings()
71             self.MainComponentInstance.AddBindings(self)
72             self.MainComponentInstance.ParameterizationCheck(self)
73
74     # Generation Control
75     def SetMultifileGeneration(self, tf):
76         Dev.Debug(Dev.Info, "Project.SetMultifileGeneration(self, tf)")
77         self.MultipleFiles = tf

```

```

78
79 def GenerateHDL(self, hdlwriter):
80     Dev.Debug(Dev.Info, "Project.GenerateHDL(self, hdlwriter)")
81     for k, v in self.UnconfiguredComponents.iteritems():
82         tmp = v.GetInstance()
83         self.Components[tmp.Name] = tmp
84     Dev.Debug(Dev.Info, "Project.GenerateHDL(self)")
85     if self.MultipleFiles == 0:
86         hdlwriter.Write("// "+self.Name+" Project\n\n")
87     # Generate components
88     for k, v in self.Components.iteritems():
89         if not(v is self.MainComponentInstance):
90             if self.MultipleFiles == 1:
91                 hdlwriter.Open(k + ".v") # Language dep
92                 if self.Name != "":
93                     hdlwriter.Write("// Subcomponent Component: "+self.Name+" Project\n\n")
94                 hdlwriter.WriteModule(v)
95                 if self.MultipleFiles == 1:
96                     hdlwriter.Close()
97     # Generate top component
98     if self.MultipleFiles == 1:
99         hdlwriter.Open(self.MainComponentInstance.Name + ".v") # Language dep
100         if self.Name != "":
101             hdlwriter.Write("// Main Component: "+self.Name+" Project\n\n")
102         hdlwriter.WriteModule(self.MainComponentInstance)
103         if self.MultipleFiles == 1:
104             hdlwriter.Close()
105
106 # Global Parameter Control
107 def SetParameter(self, param, value):
108     Dev.Debug(Dev.Info, "Project.SetParameter(self, param, value)")
109     self.Parameters[param] = value
110
111 def GetParameter(self, param):
112     Dev.Debug(Dev.Info, "Project.GetParameter(self, param)")
113     return self.Parameters[param]
114
115 # Auto-Configuration Control
116 def AddChangedComponent(self, comp):
117     Dev.Debug(Dev.Info, "Project.AddChangedComponent(self, comp)")
118     self.ChangedComponents[id(comp)] = comp;
119
120 def AddChangedConnector(self, conn):
121     Dev.Debug(Dev.Info, "Project.AddChangedConnector(self, conn)")
122     self.AddChangedComponent(conn.Comp)
123     if not(conn.Conn is None):
124         for k, v in conn.Conn.Connectors.iteritems():
125             self.AddChangedComponent(v.Comp);
126     if not(conn.LocalConn is None):
127         for k, v in conn.LocalConn.Connectors.iteritems():
128             self.AddChangedComponent(v.Comp);
129
130 def GenerateComponentTypeName(self):
131     Dev.Debug(Dev.Info, "Project.GenerateComponentTypeName(self)")
132     tmpstr = "CompType" + str(self.CompNameNumber)
133     self.CompNameNumber += 1
134     return tmpstr

```

Listing A.10: PHDL/HDLNetType.py

```

1 #!/usr/bin/env python
2 # PHDL Utility Functions
3
4 import math
5

```



```

6  # Warning unchecked width this may truncate numbers
7  def VerilogBinary(number,width = None):
8      if width is None:
9          printwidth = int(math.ceil(math.log(number+1,2)))
10         else:
11             printwidth = width
12         if (printwidth == 0):
13             printwidth = printwidth + 1
14         retstr = str(printwidth) + "'b"
15         for x in range(printwidth):
16             retstr += str(number >> (printwidth - 1 - x) & 1)
17         return retstr
18
19  # Warning unchecked width this may truncate numbers
20  def VerilogDecimal(number,width = None):
21      return str(number)
22
23  # Warning unchecked width this may truncate numbers
24  def VerilogHex(number,width = None):
25      return ""

```

Listing A.11: PHDL/Util.py

```

1  #!/usr/bin/env python
2  # PHDL VerilogWriter
3
4  import Dev
5  import HDLIOType
6  import HDLNetType
7  import HDLWriter
8
9  class VerilogWriter(HDLWriter.HDLWriter):
10     def __init__(self,str = ""):
11         Dev.Debug(Dev.Info,"VerilogWriter.__init__(self,str)")
12         if str != "":
13             self.Open(str)
14
15     def WriteModule(self,module):
16         module.GenerateVerilogHDL(self)
17
18     def WriteNet(self,Name,IOType,Type,Start,End):
19         Dev.Debug(Dev.Info,"VerilogWriter.WriteNet(self,Name,IOType,Type,Start,End)")
20         if IOType == HDLIOType.Input:
21             self.outfile.write("input")
22             self.writenetcommon(Name,Start,End)
23         elif IOType == HDLIOType.Output:
24             self.outfile.write("output")
25             self.writenetcommon(Name,Start,End)
26         elif IOType == HDLIOType.InOut:
27             self.outfile.write("inout")
28             self.writenetcommon(Name,Start,End)
29         elif IOType == HDLIOType.Wire:
30             Dev.Debug(Dev.Info,"VerilogWriter.WriteNet(self,Name,IOType,Type,Start,End) -
31                 Skipping I/O Definition (Wire)")
32         else:
33             Dev.Debug(Dev.Stop,"Error: Unknown HDLIOType")
34         if Type == HDLNetType.Wire:
35             self.outfile.write("wire");
36         elif Type == HDLNetType.Reg:
37             self.outfile.write("reg\t");
38         elif Type == HDLNetType.Tri:
39             self.outfile.write("tri");
40         elif Type == HDLNetType.Wand:
41             self.outfile.write("wand");
42         elif Type == HDLNetType.Wor:

```

```

43     self.outfile.write("wor");
44     elif Type == HDLNetType.Triand:
45         self.outfile.write("triand");
46     elif Type == HDLNetType.Trior:
47         self.outfile.write("trior");
48     elif Type == HDLNetType.Trireg:
49         self.outfile.write("triereg");
50     else:
51         Dev.Debug(Dev.Stop, "Error: Unknown HDLNetType")
52     self.writenetcommon(Name, Start, End)
53
54     def writenetcommon(self, Name, StartIndex, EndIndex):
55         Dev.Debug(Dev.Info, "VerilogWriter.writenetcommon(self, Name, StartIndex, EndIndex)")
56         self.outfile.write("\t")
57         if (StartIndex != EndIndex):
58             self.outfile.write "[" + str(StartIndex) + ":" + str(EndIndex) + "]"
59         else:
60             self.outfile.write("\t")
61         self.outfile.write("\t" + Name + ";\n")

```

Listing A.12: PHDL/VerilogWriter.py

A.1 Connectors

```

1  #!/usr/bin/env python
2
3  import sys
4  import os
5  import re
6
7  # Fix the path to be able to include PHDL core components
8  # For now the worst this does it include the path twice
9  # it shouldn't hurt anything
10
11  sys.path.append(sys.modules.get(__name__).__path__[0] + "/../..")
12
13  # Construct the __all__ variable
14
15  __all__ = os.listdir(sys.modules.get(__name__).__path__[0])
16
17  __all__.remove('__init__.py')
18  __all__.remove('__init__.pyc')
19
20  for e in __all__:
21      if (re.compile("[a-zA-Z0-9]*\.py$").match(e, 1) is None):
22          __all__.remove(e)
23
24  tmplist = [ ]
25
26  for e in __all__:
27      tmp = re.split("[\.]", e)
28      tmplist.append(tmp[0])
29
30  __all__ = tmplist
31
32  print "PHDL Framework: " + str(len(__all__)) + " Connectors Loaded"

```

Listing A.13: PHDL/Connectors/__init__.py

```

1  #!/usr/bin/env python
2  # PHDL AnonymousBulkConnector
3
4  from PHDL import *
5
6  import re
7
8  """
9  - Consider Makeing Subwires or allowing us to get a subwire from a connector
10 - Warn when wires output dont explicitly state their unconnected, Error for inputs
11 """
12
13 def getportbindingname(x,relparent):
14     if (isinstance(x[1],int) or isinstance(x[1],long)):
15         return Util.VerilogBinary(x[1],x[0])
16     else:
17         if x[0] == 1:
18             return x[1].WriteIOPortBindingName(relparent)
19         else:
20             return "{" + str(x[0]) + "{" + x[1].WriteIOPortBindingName(relparent) + "}"
21
22 class AnonymousBulkConnector(Connector.Connector):
23     def __init__(self,*cons):
24         Dev.Debug(Dev.Info,"AnonymousBulkConnector.__init__(self)")
25         self.Name = ""
26         self.Comp = None
27         self.Conn = None
28         self.LocalConn = None
29         self.IOType = HDLIOType.Wire
30         self.Type = HDLNetType.Wire
31         self.Width = None
32         self.IsUsed = 0
33         self.Anonymous = 0
34         self.BundledWires = [ ]
35         self.SubWires = { } # I need to support subwires!
36         for e in cons:
37             if isinstance(e,tuple):
38                 self.Add(e[0],e[1])
39             else:
40                 self.Add(e)
41
42     # OverLoad the methods to allow adding connectors
43
44     """
45     This needs work it has to be improved to support the situations better
46     also it may have buggness
47     """
48     def ConfigureConnector(self,prj):
49         Dev.Debug(Dev.Info,"AnonymousBulkConnector.ConfigureConnector(self,prj)")
50         # Calculate the total Width
51         # We only care about the inputs that were added because
52         # there is no way to solve the 1 to N mapping
53         width = 0
54         for i in self.BundledWires:
55             if (isinstance(i[1],Connector.Connector) and (i[1].Width is None)):
56                 width = None
57             elif not(width is None):
58                 if (isinstance(i[1],int) or isinstance(i[1],long)):
59                     width = width + i[0]
60                 else:
61                     width = width + (i[0] * i[1].Width)
62         self.Width = width
63
64     def ParameterizationCheck(self,prj):
65         Dev.Debug(Dev.Info,"AnonymousBulkConnector.ParameterizationCheck(self)")
66
67     def WriteIOPorts(self,hdlwriter):

```

```

68     Dev.Debug(Dev.Info,"AnonymousBulkConnector.WriteIOPorts(self,hdlwriter)")
69
70     def WriteIOPortNames(self,hdlwriter):
71         Dev.Debug(Dev.Info,"AnonymousBulkConnector.WriteIOPortNames(self,hdlwriter)")
72
73     def WriteIOPortBindings(self,hdlwriter):
74         Dev.Debug(Dev.Info,"AnonymousBulkConnector.WriteIOPortBindings(self,hdlwriter)")
75
76     def WriteIOPortBindingName(self):
77         Dev.Debug(Dev.Info,"Connector.WriteIOPortBindingName(self,hdlwriter)")
78         comps = [ ]
79         for i in range(len(self.BundledWires)):
80             comps.append(self.Comp)
81             str = "{" + ",".join(map(getportbindingname,self.BundledWires,comps)) + "}"
82             return str
83
84     def Duplicate(self,name):
85         Dev.Debug(Dev.Stop,"AnonymousBulkConnector.Duplicate(self) Not Implemented")
86
87     def Add(self,conn,count = 1):
88         Dev.Debug(Dev.Info,"AnonymousBulkConnector.Add(self)")
89         self.BundledWires.append((count,conn))

```

Listing A.14: PHDL/Connectors/AnonymousBulkConnector.py

```

1  #!/usr/bin/env python
2  # PHDL BulkConnector
3
4  from PHDL import *
5
6  import re
7
8  """
9  - Consider Makeing Subwires or allowing us to get a subwire from a connector
10 - Warn when wires output dont explicitly state their unconnected, Error for inputs
11 """
12
13
14 class BulkConnector(Connector.Connector):
15     def __init__(self):
16         Dev.Debug(Dev.Info,"WireConnector.__init__(self,type,start,end)")
17         self.Name = ""
18         self.Comp = None
19         self.Conn = None
20         self.LocalConn = None
21         self.IsUsed = 0
22         self.Anonymous = 0
23         self.SubWires = { }
24         self.GlobalToLocal = { }
25         self.LocalToGlobal = { }
26         self.IOType = 0 # Bogus
27
28     def LateInit(self):
29         newsubwires = { }
30         for k,v in self.SubWires.iteritems():
31             newsubwires[self.Name + "_" + k] = v
32             v.Name = self.Name + "_" + k
33             v.Comp = self.Comp
34             self.GlobalToLocal[k] = self.Name + "_" + k
35             self.LocalToGlobal[self.Name + "_" + k] = k
36             v.LateInit()
37         self.SubWires = newsubwires
38         return
39
40     # *PUBLIC* Overload how namespaces work so we can clean syntax

```

```

41 def __setattr__(self,attr,val):
42     Dev.Debug(Dev.Info,"WireConnector.__setattr__(self,attr,val)")
43     if isinstance(val,Connector.Connector):
44         self.SubWires[attr] = val
45         return
46     # Default case for non-connectors
47     self.__dict__[attr] = val
48
49 # *PUBLIC* Overload how namespaces work so we can clean syntax
50 def __getattr__(self,attr):
51     Dev.Debug(Dev.Info,"WireConnector.__getattr__(self,attr)")
52     if self.SubWires.has_key(attr):
53         return self.SubWires[attr]
54     elif self.SubWires.has_key(self.Name + "_" + attr):
55         return self.SubWires[self.Name + "_" + attr]
56     elif self.__dict__.has_key(attr):
57         return self.__dict__[attr]
58     else:
59         print "Trying to get " + attr + " in bulkconnector " + self.Name
60         Dev.Debug(Dev.Stop,"WireConnector.__getattr__(self,attr) does not exist!!!")
61
62 # *PUBLIC* Overload how namespaces work so we can clean syntax
63 def __delattr__(self,attr):
64     Dev.Debug(Dev.Info,"WireConnector.__delattr__(self,attr)")
65     if self.SubWires.has_key(attr):
66         # This has to be cleaned up to allow connectors a chance to cleanup logic!
67         del self.SubWires[attr]
68         return
69     Dev.Debug(Dev.Stop,"WireConnector.__delattr__: UH OH CANT DELETE!")
70
71 # Usually this is overloaded with constraints between connectors and parameters
72 def ConnectorConstraints(self,prj):
73     Dev.Debug(Dev.Info,"BulkConnector.ConnectorConstraints(self,prj)")
74     return
75
76 def ConfigureEachOther(self,prj,v):
77     self.ConnectorConstraints(prj) # Calling it more often than needed
78     for kwire,vwire in self.SubWires.iteritems():
79         # Configure connectors
80         name = v.GlobalToLocal[self.LocalToGlobal[kwire]]
81         vwire.ConfigureEachOther(prj,v.SubWires[name])
82
83 # Usually this is overloaded with constraints between connectors and parameters
84 def ConstraintCheck(self,prj):
85     Dev.Debug(Dev.Info,"BulkConnector.ConstraintCheck(self,prj)")
86     return
87
88 # *PUBLIC* Parameterization check
89 def ParameterizationCheck(self,prj):
90     Dev.Debug(Dev.Info,"BulkConnector.ParameterizationCheck(self)")
91     self.ConstraintCheck(prj)
92     for k,v in self.SubWires.iteritems():
93         # Configure connectors
94         v.ParameterizationCheck(prj)
95
96 def WriteIOPorts(self,hdlwriter):
97     Dev.Debug(Dev.Info,"BulkConnector.WriteIOPorts(self,hdlwriter)")
98     for k,v in self.SubWires.iteritems():
99         v.WriteIOPorts(hdlwriter)
100
101 def WriteIOPortLogic(self,hdlwriter):
102     Dev.Debug(Dev.Info,"BulkConnector.WriteIOPortLogic(self,hdlwriter)")
103     for k,v in self.SubWires.iteritems():
104         v.WriteIOPortLogic(hdlwriter)
105
106 def WriteIOPortNames(self,hdlwriter):
107     Dev.Debug(Dev.Info,"BulkConnector.WriteIOPortNames(self,hdlwriter)")
108     # Comma seperated List

```

```

109     i = len(self.SubWires)
110     for k,v in self.SubWires.iteritems():
111         # Hack to make hiarchical BulkConnectors work
112         if isinstance(v,BulkConnector):
113             hdlwriter.WriteIOPortNames(hdlwriter)
114         else:
115             hdlwriter.Write(k)
116         i = i - 1
117         if (i > 0):
118             hdlwriter.Write(",")
119
120     def WriteIOPortBindings(self,hdlwriter):
121         Dev.Debug(Dev.Info,"BulkConnector.WriteIOPortBindings(self,hdlwriter)")
122         if self.Conn is None:
123             Dev.Debug(Dev.Stop,"BulkConnector " + self.Name + " in " + self.Comp.InstanceName +
124                 " is not connected to anything.")
125         i = len(self.SubWires)
126         for kwire,vwire in self.SubWires.iteritems():
127             if isinstance(vwire,BulkConnector):
128                 vwire.WriteIOPortBindings(hdlwriter)
129             else:
130                 name = self.Conn.LocalConnector.GlobalToLocal[self.LocalToGlobal[kwire]]
131                 hdlwriter.Write("\t." + kwire + "(" +
132                     self.Conn.LocalConnector.SubWires[name].WriteIOPortBindingName() + ")")
133                 i = i - 1
134                 if (i > 0):
135                     hdlwriter.Write(",\n")
136             else:
137                 hdlwriter.Write("\n")
138
139     def Duplicate(self,name):
140         Dev.Debug(Dev.Info,"BulkConnector.Duplicate(self)")
141         dup = WireConnector(name,None)
142         # Name already taken care of
143         self.LocalConn = None
144         # IsUsed already taken care of
145         # Must map all connectors through the duplicate method!
146         return dup
147

```

Listing A.15: PHDL/Connectors/BulkConnector.py

```

1  #!/usr/bin/env python
2  # PHDL ConstantConnector
3
4  from PHDL import Connector
5  from PHDL import Dev
6  from PHDL import HDLIOType
7  from PHDL import HDLNetType
8  from PHDL import Util
9
10 import re
11 import math
12
13 """
14 - Consider Makeing Subwires or allowing us to get a subwire from a connector
15 - Warn when wires output dont explicitly state their unconnected, Error for inputs
16 """
17
18 # THIS IS VERY SKETCHY BUT IT CURRENTLY WORKS IT NEEDS A LOT OF CLEANUP
19
20 class ConstantConnector(Connector.Connector):
21     def __init__(self,name,comp,value):
22         Dev.Debug(Dev.Info,"ConstantConnector.__init__(self,supername,name,start,end)")
23         self.Comp = comp

```

```

24     self.Conn = None
25     self.LocalConn = None
26     self.IOType = HDLIOType.Wire
27     self.Type = HDLNetType.Wire
28     self.Value = value
29     self.Width = None
30     self.Name = name
31     self.IsUsed = 1
32     self.Anonymous = 0
33     if not(comp is None):
34         comp.AddConnector(self)
35
36     def ConfigureEachOther(self,prj,v):
37         if not(v.Width is None):
38             if self.Width is None:
39                 self.Width = v.Width
40                 prj.AddChangedConnector(self)
41             elif (self.Width != v.Width):
42                 Dev.Debug(Dev.Error,"Error: ConstantConnector " + self.Name +
43                     " found an inconsistency with Local Connector named " +
44                     v.Name + " in the configuration.")
45
46     def ParameterizationCheck(self,prj):
47         Dev.Debug(Dev.Info,"ConstantConnector.ParameterizationCheck(self)")
48         if self.Width is None:
49             Dev.Debug(Dev.Error,"Error: ConstantConnector " + self.Name +
50                 " failed to configure the width parameter.");
51
52     def WriteIOPorts(self,hdlwriter):
53         Dev.Debug(Dev.Info,"ConstantConnector.WriteIOPorts(self,hdlwriter)")
54         # I may want to support a direction flag for these connectors
55         if self.Width is None:
56             Dev.Debug(Dev.Stop,"Fatal Error: ConstantConnector " + self.Name +
57                 " was never configured with a Width.")
58         #hdlwriter.WriteNet(self.Name,self.IOType,self.Type,self.Width - 1,0)
59         # Add Assign Statement
60
61     def WriteIOPortNames(self,hdlwriter):
62         Dev.Debug(Dev.Info,"ConstantConnector.WriteIOPortNames(self,hdlwriter)")
63         Dev.Debug(Dev.Warning,"Error: ConstantConnector cannot be used as an input/output.")
64
65     def WriteIOPortBindings(self,hdlwriter):
66         Dev.Debug(Dev.Info,"ConstantConnector.WriteIOPortBindings(self,hdlwriter)")
67         hdlwriter.Write("\t." + self.Name + "(" + self.Conn.LocalName + ")")
68
69     def WriteIOPortLogic(self,hdlwriter):
70         Dev.Debug(Dev.Info,"ConstantConnector.WriteIOPortLogic(self,hdlwriter)")
71
72     def WriteIOPortBindingName(self):
73         Dev.Debug(Dev.Info,"ConstantConnector.WriteIOPortBindingName(self,hdlwriter)")
74         return Util.VerilogBinary(self.Value,self.Width)
75
76     def Duplicate(self):
77         Dev.Debug(Dev.Info,"ConstantConnector.Duplicate(self)")
78         Dev.Debug(Dev.Warning,
79             "Error: ConstantConnector does not know how to duplicate itself.")
80     return dup

```

Listing A.16: PHDL/Connectors/ConstantConnector.py

```

1  #!/usr/bin/env python
2  # PHDL SubWireConnector
3
4  from PHDL import *
5

```

```

6  #from PHDL.Connectors.WireConnector import WireConnector
7
8  import re
9  import math
10
11  """
12  - Consider Makeing Subwires or allowing us to get a subwire from a connector
13  - Warn when wires output dont explicitly state their unconnected, Error for inputs
14  """
15
16  class SubWireConnector(Connector.Connector):
17      def __init__(self, parentcomp, supname, name, comp, start, end = None):
18          Dev.Debug(Dev.Info, "SubWireConnector.__init__(self, supname, name, start, end)")
19          self.Parent = parentcomp
20          self.SuperName = supname
21          self.Comp = comp
22          self.Conn = None
23          self.LocalConn = None
24          self.IOType = HDLIOType.Wire
25          self.Type = HDLNetType.Wire
26          self.Start = start
27          if (end is None):
28              self.End = start
29          else:
30              self.End = end
31          self.Width = int(math.fabs(self.Start - self.End)) + 1
32          self.Name = name
33          self.IsUsed = 1
34          self.Anonymous = 0
35          if not(comp is None):
36              comp.AddConnector(self)
37
38      def ConfigureConnector(self, prj):
39          Dev.Debug(Dev.Info, "SubWireConnector.ConfigureConnector(self, prj)")
40          #print self.Comp.InstanceName + ":" + self.Name
41          # Check connected wires from parent component
42          # Later check IO connections
43          if not(self.Conn is None):
44              for k,v in self.Conn.Connectors.iteritems(): # Check type?
45                  if not(v.Width is None):
46                      if self.Width is None:
47                          self.Width = v.Width
48                          prj.AddChangedConnector(self)
49                      elif (self.Width != v.Width):
50                          Dev.Debug(Dev.Error, "Error: SubWireConnector " + self.Name +
51                                  " found an inconsistency with Connector named " +
52                                  v.Name + " in the configuration.")
53          elif (self.IOType != HDLIOType.Wire) and (self.IsUsed == 0):
54              Dev.Debug(Dev.Warning, "Warning: SubWireConnector " + self.Name +
55                      " is not connected to anything.")
56          # Check Locally connected components
57          if not(self.LocalConn is None):
58              for k,v in self.LocalConn.Connectors.iteritems(): # Check type?
59                  if not(v.Width is None):
60                      if self.Width is None:
61                          self.Width = v.Width
62                          prj.AddChangedConnector(self)
63                      elif (self.Width != v.Width):
64                          Dev.Debug(Dev.Error, "Error: SubWireConnector " + self.Name +
65                                  " found an inconsistency with Local Connector named " +
66                                  v.Name + " in the configuration.")
67
68      def ParameterizationCheck(self, prj):
69          Dev.Debug(Dev.Info, "SubWireConnector.ParameterizationCheck(self)")
70          if self.Width is None:
71              Dev.Debug(Dev.Error, "Error: SubWireConnector " + self.Name +
72                      " failed to configure the width parameter.");
73

```



```

74 def WriteIOPorts(self,hdlwriter):
75     Dev.Debug(Dev.Info,"SubWireConnector.WriteIOPorts(self,hdlwriter)")
76     # I may want to support a direction flag for these connectors
77     if self.Width is None:
78         Dev.Debug(Dev.Stop,"Fatal Error: SubWireConnector " + self.Name +
79                 " was never configured with a Width.")
80     #hdlwriter.WriteNet(self.Name,self.IOType,self.Type,self.Width - 1,0)
81     # Add Assign Statement
82
83 def WriteIOPortNames(self,hdlwriter):
84     Dev.Debug(Dev.Info,"SubWireConnector.WriteIOPortNames(self,hdlwriter)")
85     hdlwriter.Write(self.Name)
86
87 def WriteIOPortBindings(self,hdlwriter):
88     Dev.Debug(Dev.Info,"SubWireConnector.WriteIOPortBindings(self,hdlwriter)")
89     if self.Conn is None:
90         Dev.Debug(Dev.Stop,"SubWireConnector " + self.Name + " in " +
91                 self.Comp.InstanceName + " is not connected to anything.")
92     hdlwriter.Write("\t." + self.Name + "(" +
93                 self.Conn.LocalConnector.WriteIOPortBindingName() + ")")
94
95 def WriteIOPortLogic(self,hdlwriter):
96     Dev.Debug(Dev.Info,"SubWireConnector.WriteIOPortLogic(self,hdlwriter)")
97
98 def WriteIOPortBindingName(self,relparent = None):
99     Dev.Debug(Dev.Info,"Connector.WriteIOPortBindingName(self,hdlwriter)")
100    if (relparent is None) or (relparent is self.Parent.Comp):
101        return self.Name
102    elif (relparent is self.Comp.Parent):
103        if (self.Parent.Conn is None) or (self.Parent.Conn.LocalConnector is None):
104            Dev.Debug(Dev.Stop,
105                    "PANIC: Trying to write a binding for an unconnected connector!")
106        if (self.Width == 1):
107            return self.Parent.Conn.LocalConnector.Name + "[" + str(self.Start) + "]"
108        else:
109            return self.Parent.Conn.LocalConnector.Name + "[" + str(self.Start) + ":" +
110                    str(self.End) + "]"
111
112 def Duplicate(self):
113     Dev.Debug(Dev.Info,"WireConnector.Duplicate(self)")
114     from PHDL.Connectors.WireConnector import WireConnector
115     dup = WireConnector()
116     # IsUsed already taken care of
117     dup.IOType = HDLIOType.Wire
118     dup.Type = HDLNetType.Wire
119     dup.Width = self.Width
120     return dup

```

Listing A.17: PHDL/Connectors/SubWireConnector.py

```

1  #!/usr/bin/env python
2  # PHDL WireConnector
3
4  from PHDL import *
5
6  import re
7
8  """
9  - Consider Makeing Subwires or allowing us to get a subwire from a connector
10 - Warn when wires output dont explicitly state their unconnected, Error for inputs
11 """
12
13 class WireConnector(Connector.Connector):
14     def __init__(self,iotype = HDLIOType.Wire,type = HDLNetType.Wire,width = None):
15         Dev.Debug(Dev.Info,"WireConnector.__init__(self,type,start,end)")

```

```

16     self.Name = ""
17     self.Comp = None
18     self.Conn = None
19     self.LocalConn = None
20     self.IOType = iotype
21     self.Type = type
22     self.Width = width
23     self.IsUsed = 0
24     self.Anonymous = 0
25     self.SubWires = { }
26
27     def ConfigureEachOther(self, prj, v):
28         if not(v.Width is None):
29             if self.Width is None:
30                 self.Width = v.Width
31                 prj.AddChangedConnector(self)
32             elif (self.Width != v.Width):
33                 Dev.Debug(Dev.Error, "Error: WireConnector " + self.Name + " in component " +
34                     self.Comp.InstanceName + " found an inconsistency with Connector named " +
35                     v.Name + " in the configuration.")
36             elif not(self.Width is None):
37                 v.Width = self.Width
38
39     def ParameterizationCheck(self, prj):
40         Dev.Debug(Dev.Info, "WireConnector.ParameterizationCheck(self)")
41         if self.Width is None:
42             Dev.Debug(Dev.Error, "Error: WireConnector " + self.Name + " in component " +
43                 self.Comp.Name + " failed to configure the width parameter.")
44
45     def WriteIOPorts(self, hdlwriter):
46         Dev.Debug(Dev.Info, "WireConnector.WriteIOPorts(self, hdlwriter)")
47         # I may want to support a direction flag for these connectors
48         if self.Width is None:
49             Dev.Debug(Dev.Stop, "Error: WireConnector " + self.Name + " in component " +
50                 self.Comp.Name + " failed to configure the width parameter.")
51         hdlwriter.WriteNet(self.Name, self.IOType, self.Type, self.Width - 1, 0)
52
53     def WriteIOPortNames(self, hdlwriter):
54         Dev.Debug(Dev.Info, "WireConnector.WriteIOPortNames(self, hdlwriter)")
55         hdlwriter.Write(self.Name)
56
57     def WriteIOPortBindings(self, hdlwriter):
58         Dev.Debug(Dev.Info, "WireConnector.WriteIOPortBindings(self, hdlwriter)")
59         if self.Conn is None:
60             Dev.Debug(Dev.Stop, "WireConnector " + self.Name + " in " + self.Comp.InstanceName +
61                 " is not connected to anything.")
62         hdlwriter.Write("\t." + self.Name + "(" +
63             self.Conn.LocalConnector.WriteIOPortBindingName() + ")")
64
65     def Duplicate(self):
66         Dev.Debug(Dev.Info, "WireConnector.Duplicate(self)")
67         dup = WireConnector()
68         dup.IOType = HDLIOType.Wire
69         dup.Type = HDLNetType.Wire
70         dup.Width = self.Width
71         return dup
72
73     def RenameConnector(self, newname):
74         # Rename all subconnectors!
75         Dev.Debug(Dev.Info, "WireConnector.RenameConnector(self, newname)")
76         self.Name = newname
77         newsubwires = { }
78         for k, v in self.SubWires:
79             # TODO: Construct new name and rename internal structure!
80             v.RenameConnector(self, newname)
81             # TODO: Fix Connection registration!
82
83     def CreateSubconnector(self, start, end = None):

```

```

84     Dev.Debug(Dev.Info, "WireConnector.CreateSubconnector(self, start, end)")
85     from PHDL.Connectors.SubWireConnector import SubWireConnector
86     name = ""
87     if end is None:
88         name = self.Name + "[" + str(start) + "]"
89     else:
90         name = self.Name + "[" + str(start) + ":" + str(end) + "]"
91     if self.SubWires.has_key(name):
92         return self.SubWires[name]
93     else:
94         subconn = SubWireConnector(self, self.Name, name, self.Comp, start, end)
95         self.SubWires[name] = subconn
96         return subconn
97
98     def __getitem__(self, index):
99         if isinstance(index, slice):
100             return self.CreateSubconnector(index.start, index.stop)
101         elif isinstance(index, int):
102             return self.CreateSubconnector(index)
103         else:
104             Dev.Debug(Dev.Stop, "WireConnector: Unsupported subconnector type!")

```

Listing A.18: PHDL/Connectors/WireConnector.py

Appendix B

PHDL Two Stage Beta Component

```
1  #!/usr/bin/env python
2  # PHDL Beta
3
4  from PHDL import *
5  from PHDL.Connectors import WireConnector
6  from PHDL.IPLibrary.Beta2Impl import Beta2Impl
7
8  class Beta(Component.Component):
9      def __init__(self,**cons):
10         self.Init()
11         self.clk = WireConnector(HDLIOType.Input)
12         self.reset = WireConnector(HDLIOType.Input)
13         self.irq = WireConnector(HDLIOType.Input,width = 1)
14         self.ma = WireConnector(HDLIOType.Output,width = 32)
15         self.mdin = WireConnector(HDLIOType.Input)
16         self.mdout = WireConnector(HDLIOType.Output)
17         self.mwe = WireConnector(HDLIOType.Output)
18         self.AutoConnect(cons)
19
20     def ConfigureComponent(self,prj):
21         if self.Instance is None:
22             self.Instance = Beta2Impl()
23             self.InitInstance()
24             self.Instance.ConfigureComponent(prj)
25             self.Instance.GenerateName()
26
27     def ParameterizationCheck(self,prj):
28         pass
```

Listing B.1: Beta Processor Meta-Component

```
1  #!/usr/bin/env python
2  # PHDL Beta
3
4  from PHDL import *
5
6  from PHDL.Components.Mux import Mux
7  from PHDL.Components.DLatch import DLatch
8  from PHDL.Components.Not import Not
```

```

9  from PHDL.Components.And import And
10 from PHDL.Components.Or import Or
11 from PHDL.Components.Xor import Xor
12 from PHDL.Components.BusNor import BusNor
13 from PHDL.Components.Adder import Adder
14 from PHDL.Components.AddSub import AddSub
15 from PHDL.Components.Compare import Compare
16 from PHDL.Components.Shift import Shift
17 from PHDL.Components.SignExt import SignExt
18 from PHDL.Components.RegisterFile import RegisterFile
19 from PHDL.Components.ROM import ROM
20
21 from PHDL.Connectors.WireConnector import WireConnector
22 from PHDL.Connectors.SubWireConnector import SubWireConnector
23 from PHDL.Connectors.AnonymousBulkConnector import AnonymousBulkConnector
24
25 class Beta2Impl(Component.Component):
26     def __init__(self,**cons):
27         # Subcomponents
28         self.mamux = Mux() # Memory Address Mux
29         self.wdmux = Mux() # Write Back Mux
30
31         # Internal Wires
32         self.inst = WireConnector(HDLIOType.Wire)
33         self.co = WireConnector(HDLIOType.Wire)
34         self.z = WireConnector(HDLIOType.Wire)
35         self.aluz = WireConnector(HDLIOType.Wire)
36         self.v = WireConnector(HDLIOType.Wire)
37         self.n = WireConnector(HDLIOType.Wire)
38         self.interrupt = WireConnector(HDLIOType.Wire)
39
40         # ROM Connectors
41         self.branch = WireConnector(HDLIOType.Wire,width = 1)
42         self.mem_next = WireConnector(HDLIOType.Wire)
43         self.wasel = WireConnector(HDLIOType.Wire)
44         self.pcsel_eff = WireConnector(HDLIOType.Wire)
45         self.wdsel = WireConnector(HDLIOType.Wire)
46         self.shiftdir = WireConnector(HDLIOType.Wire)
47         self.shiftext = WireConnector(HDLIOType.Wire)
48         self.asel = WireConnector(HDLIOType.Wire)
49         self.bsel = WireConnector(HDLIOType.Wire)
50         self.csel = WireConnector(HDLIOType.Wire)
51         self.addsub_op = WireConnector(HDLIOType.Wire)
52         self.selfare_op = WireConnector(HDLIOType.Wire)
53
54         # Control Signal's Computed From ROM
55         self.werf = WireConnector(HDLIOType.Wire)
56         self.annul = WireConnector(HDLIOType.Wire)
57         self.msel = WireConnector(HDLIOType.Wire)
58         self.msel_next = WireConnector(HDLIOType.Wire)
59         self.mwrite = WireConnector(HDLIOType.Wire)
60         self.pcsel = WireConnector(HDLIOType.Wire)
61
62         self.jt = WireConnector(HDLIOType.Wire)
63         self.jtchecked31 = WireConnector(HDLIOType.Wire)
64         self.pcincunsafe = WireConnector(HDLIOType.Wire)
65         self.nextpc = WireConnector(HDLIOType.Wire)
66
67         # Commonly used wires that pass through Logic
68         self.not_msel = Not(i = self.msel) # !msel
69         self.not_reset = Not(i = self.reset) # !reset
70
71         # *****
72         # *** Program Counter Control ***
73         # *****
74
75         self.pcplusfour = DLatch()
76         self.instreg = DLatch()

```

```

77
78 # Check jt Security Bit
79 self.jtcheck = And(a = self.jt[31],b = self.nextpc[31],o = self.jtchecked31)
80 self.jtsafe = AnonymousBulkConnector(self.jtchecked31,self.jt[30:0])
81
82 # Tie the Security Bit for PC+4
83 self.pcincsafe = AnonymousBulkConnector(self.nextpc[31],self.pcincunsafe[30:0])
84
85 self.npc = DLatch(reset = self.reset,clk = self.clk,en = self.not_msel.o,q =
86 self.nextpc)
87 self.pcinc = Adder(a = self.nextpc,b = 4,o = self.pcincunsafe)
88 self.pcplusfour = DLatch(reset = self.reset,clk = self.clk,
89 en = self.not_msel.o,d = self.pcinc.o)
90 self.pcmux = Mux(sel = self.pcsel,a = 0x80000000,b = 0x80000004,
91 c = 0x80000008,d = self.jtsafe,e = self.pcincsafe,o = self.npc.d)
92
93 Connect(self.mamux.b,self.jt)
94 Connect(self.pcmux.o,self.mamux.a)
95 Connect(self.mamux.o,self.ma)
96 Connect(self.mamux.sel,self.msel_next)
97
98 # if (posedge clk & !msel) inst <= mdin
99 self.instreg = DLatch(reset = self.reset,en = self.not_msel.o,
100 clk = self.clk,d = self.mdin,q = self.inst)
101
102 # *****
103 # *** Register File ***
104 # *****
105
106 # Read Port 2 Address
107 self.mnextmux = Mux(sel = self.msel_next,a = self.inst[15:11],
108 b = self.inst[25:21])
109
110 self.mmux = Mux(sel = self.msel) # Write Back Register Address
111 self.msellatch = DLatch(d = self.inst[25:21],q = self.mmux.b,
112 clk = self.clk,reset = self.reset)
113 self.regfile = RegisterFile(constantzero = 31,regs = 32,
114 x = self.wdmux.o,xsel = self.mmux.o,xwe = self.werf,clk = self.clk,
115 asel = self.inst[20:16],bsel = self.mnextmux.o)
116 self.wamux = Mux(sel = self.wasel,a = self.inst[25:21],b = 30,o = self.mmux.a)
117
118 self.zbitand = BusNor(i = self.regfile.a,o = self.z) # Compute Z bit
119
120 # *****
121 # *** Arithmetic and Logic Unit ***
122 # *****
123
124 # "A" Mux
125 self.amux = Mux(a = self.regfile.a,b = self.pcplusfour.q,sel = self.asel)
126 self.pcext = SignExt(i = self.inst[15:0]) # PC Sign Ext inputwidth=16
127 self.pcextshift = AnonymousBulkConnector(self.pcext.o[29:0],(0,2))
128 self.cmux = Mux(a = self.pcext.o,b = self.pcextshift,sel = self.csel)
129
130 # "B" Mux
131 self.bmux = Mux(a = self.regfile.b,b = self.cmux.o,sel = self.bsel)
132
133 self.alu_shrl = Shift(i = self.amux.o,s = self.regfile.b[4:0],
134 o = self.wdmux.b,dir = self.shiftdir,sext = self.shiftsext) # Shift
135 self.alu_adder = AddSub(a = self.amux.o,b = self.bmux.o,
136 o = self.wdmux.c,op = self.addsub_op,co = self.co,
137 z = self.aluz,v = self.v,n = self.n) # Adder/Subtractor!
138 Connect(self.jt,self.alu_adder.o)
139 self.alu_selfare = Compare(z = self.aluz,v = self.v,n = self.n,
140 op = self.selfare_op,o = self.wdmux.d) # Compare Circuit
141 self.alu_or = Or(a = self.amux.o,b = self.bmux.o,o = self.wdmux.e) # Or
142 self.alu_and = And(a = self.amux.o,b = self.bmux.o,o = self.wdmux.f) # And
143 self.alu_xor = Xor(a = self.amux.o,b = self.bmux.o,o = self.wdmux.g) # Xor
144

```

```

145 # *****
146 # *** Write Back Mux and Left Over Memory ***
147 # *****
148
149 Connect(self.wdmux.sel,self.wdsel)
150 Connect(self.mdin,self.wdmux.a)
151 Connect(self.wdmux.h,self.pcplusfour.q)
152 Connect(self.mdout,self.regfile.b)
153
154 # *****
155 # *** Control Logic ***
156 # *****
157
158 # A lot of this can be simplified with the use of operators
159 # since Prof. Ward and I agree operators can be dangerous I'm avoiding them
160 # For my thesis I should show both versions!
161
162 # annul Logic
163 self.annul_not = Not(i = self.pcsel[2])
164 self.annul_reg = DLatch(clk = self.clk,reset = self.reset,
165     d = self.annul_not.o,q = self.annul)
166
167 # msel_next = (!reset && !annul) && (mem_next && !msel)
168 self.msel_next_not_annul = Not(i = self.annul)
169 self.msel_next_andA = And(a = self.not_reset.o,
170     b = self.msel_next_not_annul.o)
171 self.msel_next_andB = And(a = self.mem_next,b = self.not_msel.o)
172 self.msel_next_andC = And(a = self.msel_next_andA.o,
173     b = self.msel_next_andB.o,o = self.msel_next)
174
175 # msel <= msel_next @ posedge clk
176 self.msel_reg = DLatch(clk = self.clk,reset = self.reset,
177     d = self.msel_next,q = self.msel)
178
179 # mwrite_next = (msel_next && mem_next) && (!werf)
180 # mwe == mwrite_next
181 self.werf_not = Not(i = self.werf)
182 self.mwrite_next_andA = And(a = self.msel_next,b = self.mem_next)
183 self.mwrite_next_andB = And(a = self.werf_not.o,
184     b = self.mwrite_next_andA.o,o = self.mwe)
185
186 # mwrite Logic
187 self.mwrite_reg = DLatch(clk = self.clk,reset = self.reset,
188     d = self.mwe,q = self.mwrite)
189
190 # werf = msel ? !mwrite : (!annul & !mem_next)
191 self.werf_not_mwrite = Not(i = self.mwrite)
192 self.werf_not_mem_next = Not(i = self.mem_next)
193 self.werf_and = And(a = self.msel_next_not_annul.o,
194     b = self.werf_not_mem_next.o)
195 self.werf_mux = Mux(a = self.werf_not_mwrite.o,b = self.werf_and.o,
196     o = self.werf,sel = self.msel)
197
198 # Modify PC Select
199 # pcsel = !reset && ((z && branch) ^^ pcsel_eff);
200 self.notreset_three = AnonymousBulkConnector((self.not_reset.o,3)) # Repeat reset
201 self.z_three = AnonymousBulkConnector((self.z,3)) # Repeat z
202 self.branch_three = AnonymousBulkConnector((self.branch,3)) # Repeat branch
203 self.pcsel_andbz = And(a = self.z_three,b = self.branch_three)
204 self.pcsel_xorbzpc = Xor(a = self.pcsel_eff,b = self.pcsel_andbz.o)
205 self.pcsel_andrbzpc = And(a = self.pcsel_xorbzpc.o,b = self.notreset_three,
206     o = self.pcsel)
207
208 # *****
209 # *** Control ROM ***
210 # *****
211
212 self.not_npc31 = Not(i = self.nextpc[31])

```

```

213 self.irqandnpc = And(a = self.irq,b = self.not_npc31.o,o = self.interupt)
214
215 # ROM Input
216 self.rcin = AnonymousBulkConnector(self.interupt,self.inst[31:26])
217 # ROM Output
218 self.rcout = AnonymousBulkConnector(self.branch,
219     self.mem_next,self.wasel,self.pcsel_eff,self.wdsel,self.shiftdir,
220     self.shiftsext,self.asel,self.bsel,self.csel,self.addsub_op,self.selfare_op)
221 # Add Extra Wires from this end so it's easy to patch up!
222
223 self.control = ROM(a = self.rcin,d = self.rcout) # ROM
224
225 for i in range(64): # Set Invalid Opcodes
226     self.control[i] = 0x04F00
227
228 for i in range(64): # IRQ
229     self.control[i+64] = 0x06700
230
231 self.control[0x018] = 0x0A010 # LD
232 self.control[0x019] = 0x0A010 # ST
233 #omp.control[0x01A] = 0x00000 # * INVALID *
234 self.control[0x01B] = 0x01F10 # JMP
235 #omp.control[0x01C] = 0x00000 # * INVALID *
236 self.control[0x01D] = 0x11F38 # BEQ * JMP IN z=0 CASE *
237 self.control[0x01E] = 0x12738 # BNE * NOP IN z=0 CASE *
238 self.control[0x01F] = 0x0A038 # LDR
239
240 self.control[0x020] = 0x02200 # ADD
241 self.control[0x021] = 0x02204 # SUB
242 #omp.control[0x022] = 0x00000 # * INVALID * MUL
243 #omp.control[0x023] = 0x00000 # * INVALID * DIV
244 self.control[0x024] = 0x02305 # CMPEQ
245 self.control[0x025] = 0x02306 # CMPLT
246 self.control[0x026] = 0x02307 # CMPL
247 #omp.control[0x027] = 0x00000 # * INVALID *
248
249 self.control[0x028] = 0x02500 # AND
250 self.control[0x029] = 0x02400 # OR
251 self.control[0x02A] = 0x02600 # XOR
252 #omp.control[0x02B] = 0x00000 # * INVALID *
253 self.control[0x02C] = 0x02100 # SHL
254 self.control[0x02D] = 0x02180 # SHR
255 self.control[0x02E] = 0x021C0 # SRA
256 #omp.control[0x02F] = 0x00000 # * INVALID *
257
258 self.control[0x030] = 0x02210 # ADDC
259 self.control[0x031] = 0x02214 # SUBC
260 #omp.control[0x032] = 0x00000 # * INVALID * MULC
261 #omp.control[0x033] = 0x00000 # * INVALID * DIVC
262 self.control[0x034] = 0x02315 # CMPEQC
263 self.control[0x035] = 0x02316 # CMPLTC
264 self.control[0x036] = 0x02317 # CMPLC
265 #omp.control[0x037] = 0x00000 # * INVALID *
266
267 self.control[0x038] = 0x02510 # ANDC
268 self.control[0x039] = 0x02410 # ORC
269 self.control[0x03A] = 0x02610 # XORC
270 #omp.control[0x03B] = 0x00000 # * INVALID *
271 self.control[0x03C] = 0x02110 # SHLC
272 self.control[0x03D] = 0x02190 # SHRC
273 self.control[0x03E] = 0x021D0 # SRAC
274 #omp.control[0x03F] = 0x00000 # * INVALID *
275
276 def GenerateName(self):
277     if (self.Name is None):
278         return "Beta2"

```

Listing B.2: Beta2Impl Implementation

Appendix C

The Verilog Two Stage Beta

This section contains Chris Terman's implementation of the Beta Processor in Verilog.

```
1 module beta2(clk,reset,irq,xadr,ma,mdin,mdout,mwe);
2   input clk,reset,irq;
3   input [30:0] xadr;
4   output [31:0] ma,mdout;
5   input [31:0] mdin;
6   output mwe;
7
8   // beta2 registers
9   reg [31:0] regfile[31:0];
10  reg [31:0] npc,pc_inc;
11  reg [31:0] inst;
12  reg [4:0] rc_save; // needed for second cycle on LD,LDR
13
14  // internal buses
15  wire [31:0] rd1,rd2,wd;
16  wire [31:0] a,b,xb,c,addsub,cmp,shift,boole,mult;
17
18  // control signals
19  wire wasel,werf,z,asel,bsel,csel;
20  wire addsub_op,cmp_lt,cmp_eq,shift_op,shift_sxt,boole_and,boole_or;
21  wire wd_addsub,wd_cmp,wd_shift,wd_boole,wd_mult;
22  wire msel,msel_next,branch,trap,interrupt;
23
24  // pc
25  wire [31:0] npc_inc,npc_next;
26  assign npc_inc = npc + 4;
27  assign npc_next = reset ? 32'h80000000 :
28      msel ? npc :
29      branch ? {npc[31] & addsub[31],addsub[30:2],2'b00} :
30      trap ? 32'h80000004 :
31      interrupt ? {1'b1,xadr} :
32      {npc[31],npc_inc[30:0]};
33  always @ (posedge clk) begin
34      npc <= npc_next; // Logic for msel handled above
35      if (!msel) pc_inc <= {npc[31],npc_inc[30:0]};
36  end
37
38  // instruction reg
39  always @ (posedge clk) if (!msel) inst <= mdin;
40
```

```

41 // control logic
42 decode ctl(.clk(clk),.reset(reset),.irq(irq & !npc[31]),.z(z),
43           .opcode(inst[31:26]),
44           .asel(asel),.bsel(bsel),.csel(csel),.wasel(wasel),
45           .werf(werf),.msel(msel),.msel_next(msel_next),.mwe(mwe),
46           .addsub_op(addsub_op),.cmp_lt(cmp_lt),.cmp_eq(cmp_eq),
47           .shift_op(shift_op),.shift_sxt(shift_sxt),
48           .boole_and(boole_and),.boole_or(boole_or),
49           .wd_addsub(wd_addsub),.wd_cmp(wd_cmp),
50           .wd_shift(wd_shift),.wd_boole(wd_boole),.wd_mult(wd_mult),
51           .branch(branch),.trap(trap),.interrupt(interrupt));
52
53 // register file
54 wire [4:0] ra1,ra2,wa;
55 always @ (posedge clk) if (!msel) rc_save <= inst[25:21];
56 assign ra1 = inst[20:16];
57 assign ra2 = inst[15:11];
58 assign wa = msel ? rc_save : wasel ? 5'd30 : inst[25:21];
59 assign rd1 = regfile[ra1]; // read port 1
60 assign rd2 = regfile[ra2]; // read port 2
61 assign mdout = regfile[inst[25:21]]; // read port 3
62 always @ (posedge clk)
63     if (werf && wa != 31) regfile[wa] <= wd; // write port
64
65 assign z = ~| rd1; // used in BEQ/BNE instructions
66
67 // alu
68 assign a = asel ? pc_inc : rd1;
69 assign b = bsel ? c : rd2;
70 assign c = csel ? {{14{inst[15]}},inst[15:0],2'b00} :
71             {{16{inst[15]}},inst[15:0]};
72
73 wire addsub_n,addsub_v,addsub_z;
74 assign xb = {32{addsub_op}} ^ b;
75 assign addsub = a + xb + addsub_op;
76 assign addsub_n = addsub[31];
77 assign addsub_v = (addsub[31] & ~a[31] & ~xb[31]) |
78                 (~addsub[31] & a[31] & xb[31]);
79 assign addsub_z = ~| addsub;
80
81 assign cmp[31:1] = 0;
82 assign cmp[0] = (cmp_lt & (addsub_n ^ addsub_v)) | (cmp_eq & addsub_z);
83
84 //mul32 mpy(a,b,mult);
85
86 wire [31:0] shift_right;
87 // Verilog >>> operator not synthesized correctly, so do it by hand
88 shift_right sr(shift_sxt,a,b[4:0],shift_right);
89 assign shift = shift_op ? shift_right : a << b[4:0];
90
91 assign boole = boole_and ? (a & b) : boole_or ? (a | b) : a ^ b;
92
93 // result mux, listed in order of speed (slowest first)
94 assign wd = msel ? mdin :
95             wd_cmp ? cmp :
96             wd_addsub ? addsub :
97             //wd_mult ? mult :
98             wd_shift ? shift :
99             wd_boole ? boole :
100             pc_inc;
101
102 // assume synchronous external memory
103 assign ma = msel_next ? {npc[31],addsub[30:0]} : npc_next;
104 endmodule

```

Listing C.1: Beta Main: beta.v

```

1 module decode(clk,reset,irq,z,opcode,
2             asel,bsel,csel,wasel,werf,msel,msel_next,mwe,
3             addsub_op,cmp_lt,cmp_eq,
4             shift_op,shift_sxt,boole_and,boole_or,
5             wd_addsub,wd_cmp,wd_shift,wd_boole,wd_mult,
6             branch,trap,interrupt);
7   input clk,reset,irq,z;
8   input [5:0] opcode;
9   output asel,bsel,csel,wasel,werf,msel,msel_next,mwe;
10  output addsub_op,shift_op,shift_sxt,cmp_lt,cmp_eq,boole_and,boole_or;
11  output wd_addsub,wd_cmp,wd_shift,wd_boole,wd_mult;
12  output branch,trap,interrupt;
13
14  reg asel,bsel,csel,wasel,mem_next;
15  reg addsub_op,shift_op,shift_sxt,cmp_lt,cmp_eq,boole_and,boole_or;
16  reg wd_addsub,wd_cmp,wd_shift,wd_boole,wd_mult;
17  reg branch,trap,interrupt;
18
19  // a little bit of state...
20  reg annul,msel,mwrite;
21
22  always @ (opcode or z or annul or msel or irq or reset)
23  begin
24    // initial assignments for all control signals
25    asel = 1'hx;
26    bsel = 1'hx;
27    csel = 1'hx;
28    addsub_op = 1'hx;
29    shift_op = 1'hx;
30    shift_sxt = 1'hx;
31    cmp_lt = 1'hx;
32    cmp_eq = 1'hx;
33    boole_and = 1'hx;
34    boole_or = 1'hx;
35
36    wasel = 0;
37    mem_next = 0;
38
39    wd_addsub = 0;
40    wd_cmp = 0;
41    wd_shift = 0;
42    wd_boole = 0;
43    wd_mult = 0;
44
45    branch = 0;
46    trap = 0;
47    interrupt = 0;
48
49    if (irq && !reset && !annul && !msel) begin
50      interrupt = 1;
51      wasel = 1;
52    end else casez (opcode)
53      6'b011000: begin // LD
54        asel = 0; bsel = 1; csel = 0;
55        addsub_op = 0;
56        mem_next = 1;
57      end
58      6'b011001: begin // ST
59        asel = 0; bsel = 1; csel = 0;
60        addsub_op = 0;
61        mem_next = 1;
62      end
63      6'b011011: begin // JMP
64        asel = 0; bsel = 1; csel = 0;
65        addsub_op = 0;
66        branch = !annul && !msel;
67      end

```

```

68      6'b011101: begin // BEQ
69          asel = 1; bsel = 1; csel = 1;
70          addsub_op = 0;
71          branch = !annul && !msel && z;
72      end
73      6'b011110: begin // BNE
74          asel = 1; bsel = 1; csel = 1;
75          addsub_op = 0;
76          branch = !annul && !msel && ~z;
77      end
78      6'b011111: begin // LDR
79          asel = 1; bsel = 1; csel = 1;
80          addsub_op = 0;
81          mem_next = 1;
82      end
83      6'b1?0000: begin // ADD, ADDC
84          asel = 0; bsel = opcode[4]; csel = 0;
85          addsub_op = 0;
86          wd_addsub = 1;
87      end
88      6'b1?0001: begin // SUB, SUBC
89          asel = 0; bsel = opcode[4]; csel = 0;
90          addsub_op = 1;
91          wd_addsub = 1;
92      end
93      //6'b1?0010: begin // MUL, MULC
94      //      asel = 0; bsel = opcode[4]; csel = 0;
95      //      wd_mult = 1;
96      //      end
97      6'b1?0100: begin // CMPEQ, CMPEQC
98          asel = 0; bsel = opcode[4]; csel = 0;
99          addsub_op = 1;
100         cmp_eq = 1; cmp_lt = 0;
101         wd_cmp = 1;
102     end
103     6'b1?0101: begin // CMPLT, CMPLTC
104         asel = 0; bsel = opcode[4]; csel = 0;
105         addsub_op = 1;
106         cmp_eq = 0; cmp_lt = 1;
107         wd_cmp = 1;
108     end
109     6'b1?0110: begin // CMPLE, CMPLEC
110         asel = 0; bsel = opcode[4]; csel = 0;
111         addsub_op = 1;
112         cmp_eq = 1; cmp_lt = 1;
113         wd_cmp = 1;
114     end
115     6'b1?1000: begin // AND, ANDC
116         asel = 0; bsel = opcode[4]; csel = 0;
117         boole_and = 1; boole_or = 0;
118         wd_boole = 1;
119     end
120     6'b1?1001: begin // OR, ORC
121         asel = 0; bsel = opcode[4]; csel = 0;
122         boole_and = 0; boole_or = 1;
123         wd_boole = 1;
124     end
125     6'b1?1010: begin // XOR, XORC
126         asel = 0; bsel = opcode[4]; csel = 0;
127         boole_and = 0; boole_or = 0;
128         wd_boole = 1;
129     end
130     6'b1?1100: begin // SHL, SHLC
131         asel = 0; bsel = opcode[4]; csel = 0;
132         shift_op = 0;
133         wd_shift = 1;
134     end
135     6'b1?1101: begin // SHR, SHRC

```

```

136         asel = 0; bsel = opcode[4]; csel = 0;
137         shift_op = 1; shift_sxt = 0;
138         wd_shift = 1;
139     end
140     6'b1?1110: begin // SRA, SRAC
141         asel = 0; bsel = opcode[4]; csel = 0;
142         shift_op = 1; shift_sxt = 1;
143         wd_shift = 1;
144     end
145     default: begin // illegal opcode
146         trap = !annul && !msel; wasel = 1;
147     end
148 endcase
149 end
150
151 // state
152 wire msel_next = !reset && !annul && mem_next && !msel;
153 wire mwrite_next = msel_next && opcode==6'b011001;
154
155 always @ (posedge clk)
156 begin
157     annul <= !reset && (trap || branch || interrupt);
158     msel <= msel_next;
159     mwrite <= mwrite_next;
160 end
161
162 assign mwe = mwrite_next; // assume synchronous memory
163 assign werf = msel ? !mwrite : (!annul & !mem_next);
164 endmodule

```

Listing C.2: Beta Decoder Logic: decode.v

```

1 module shift_right(sxt,a,b,shift_right);
2     input sxt;
3     input [31:0] a;
4     input [4:0] b;
5     output [31:0] shift_right;
6
7     wire [31:0] w,x,y,z;
8     wire sin;
9
10    assign sin = sxt & a[31];
11    assign w = b[0] ? {sin,a[31:1]} : a;
12    assign x = b[1] ? {{2{sin}},w[31:2]} : w;
13    assign y = b[2] ? {{4{sin}},x[31:4]} : x;
14    assign z = b[3] ? {{8{sin}},y[31:8]} : y;
15    assign shift_right = b[4] ? {{16{sin}},z[31:16]} : z;
16 endmodule

```

Listing C.3: Beta Right Shift: shift_right.v

Bibliography

- [1] Peter Bellows and Brad Hutchings. JHDL - an HDL for reconfigurable systems. In Kenneth L. Pocek and Jeffrey Arnold, editors, *IEEE Symposium on FPGAs for Custom Computing Machines*, pages 175–184, Los Alamitos, CA, 1998. IEEE Computer Society Press.
- [2] System C. Systemc:welcome. <http://www.systemc.org>.
- [3] Celoxica. Celoxica - the technology leader in c based electronic design and synthesis. <http://www.celoxica.com>.
- [4] Per Haglund, Oskar Mencer, Wayne Luk, and Benjamin Tai. Hardware design with a scripting language. In *Field-Programmable Logic and Applications*, pages 1040–1043, 2003.
- [5] IEEE. Eda industry working groups. <http://www.eda.org/>.
- [6] IEEE. Ieee verilog standardization group. <http://www.verilog.com/ieeeverilog.html>.
- [7] Jingzhao Ou and Viktor K. Prasanna. Pygen: A matlab/simulink based tool for synthesizing parameterized and energy efficient designs using fpgas. *12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04)*, pages 47–56, 2004.
- [8] Python. Python programming language – official website. <http://www.python.org>.