



## AiP8563 I<sup>2</sup>C Real-time clock / calendar circuit

Product Manual

Instructions issuance records

version	publish time	Fresh / amendments
trial version	2016-06	New system




## 1 An overview

AiP8563 Low power consumption CMOS Real-time clock / calendar chip, which provides a programmable clock output, interrupt output and a brown-out detector, all address and data I<sup>2</sup>C Transmitting serial bus interface. The maximum bus speed 400Kbits / s After each read and write data, the embedded word address register automatically increments generated. Widely used in mobile phones, portable devices, fax machines, battery power products. Its main features are as follows:

- **Low Operating Current: typ 0.25μA ( VDD = 3.0V , Tamb = 25 °C Time)**
- Century mark
- Large operating voltage range: 1.0 ~ 5.5V
- Low current sleep; typical value 0.25μA (VDD = 3.0V, Tamb = 25) °C
- **400KHz of I<sup>2</sup>C Bus Interface ( VDD = 1.8 ~ 5.5V Time)**
- **Programmable clock output frequency is: 32.768KHz , 1024Hz , 32Hz , 1Hz**
- Alarm and timer
- Brownout detector
- Internally integrated oscillator capacitor
- Power chip reset
- **I<sup>2</sup>C Bus from Address: Reading, 0A3H ;write, 0A2H**
- Open-drain interrupt pin
- Package: DIP8 SOP8


## 2 Functional block diagram and pin description

### 2.1 Functional block diagram






## 2.2 Pinout FIG.



Map 1 : Pin Figure

## 2.3 , And pin diode protection described in FIG.

Pin	symbol	Features
1	OSCI	Oscillator input
2	OSCO	Oscillator output
3	/ INT	Interrupt output (pin: active low)
4	VSS	Ground
5	SDA	Serial data I / O
6	SCL	Serial clock input
7	CLKOUT	Clock output (pin)
8	VDD	Positive supply



Map 2 : FIG diode protection

## 3 Electrical characteristics

### 3.1 Limit parameters

Unless otherwise specified,  $T_{amb} = 25^{\circ}\text{C}$

parameter name	Symbol	maximum	Minimum	Units
voltage	$V_{DD}$	-0.5	+6.5	V
Supply Current	$I_{DD}$	-50	+50	mA



SCL with SDA Input voltage input pin	V <sub>I</sub>	-0.5	+6.5	V
OSCI Output voltage input pin		-0.5	V <sub>DD</sub> + 0.5	V
CLKOUT with/ INT The output voltage output pin	V <sub>O</sub>	-0.5	+6.5	V
All input DC input current	I <sub>I</sub>	-10	+10	mA
DC output current of all output ports	I <sub>O</sub>	-10	+10	mA
Power	P <sub>D</sub>	-	300	mW
Working temperature	T <sub>amb</sub>	-40	+85	°C
Storage temperature	T <sub>stg</sub>	-65	+150	°C

### 3.2 Electrical Characteristics

**3.2.1. Static characteristics** ( Unless otherwise specified, T<sub>amb</sub> = -40 + 85 °C, V<sub>DD</sub> = 1.8 ~ 5.5V, V<sub>SS</sub> = 0V; Fosc = 32.768KHZ; Quartz wafers

R<sub>S</sub> = 40KΩ; C<sub>1</sub> = 8pF )

parameter name	symbol	Test Conditions	Typical	Maximum	Units	
Operating Voltage	VDD	I2 C Bus invalid T amb = 25 °C 1.8V	-	-	5.5 V	
		I2 C Bus effective f sCL = 400KHZ (1)	-	-	5.5 V	
Provide reliable clock, calendar data When operating voltage		T amb = 25 °C	-	-	5.5 V	
Working current:  CLOCK Failure ( FE = 0 )		f sCL = 400KHZ	(2)	- 800		uA
		f sCL = 160KHZ	-	- 200		uA
		f sCL = 0KHZ T amb = 25 °C	(2)			
		VDD = 5V	-	275	550	nA
		VDD = 3V	-	250	500	nA
			-	225	450	nA
		f sCL = 0KHZ	(2)			
		VDD = 5V	-	500	750	nA
		VDD = 3V	-	400	650	nA
VDD = 2V	-	400	600	nA		
Working current:  CLOCKOUT effective F CLOCKOUT = 32KHZ (FE = 1)	I DD2	f sCL = 0KHZ T amb = 25 °C	(2)			
		VDD = 5V	-	825	1600	nA
		VDD = 3V	-	550	1000	nA
		VDD = 2V	-	425	800	nA
		f sCL = 0KHZ	(2)			
		VDD = 5V	-	950	1700	nA
		VDD = 3V	-	650	1100	nA
		VDD = 2V	-	500	900	nA
Entry						
Low level input voltage	V IL		VSS	-	0.3VDD V	
High-level input voltage	V IH		0.7VDD	- VDD		V




Input leakage current	I <sub>LI</sub>	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	- 1	-	+ 1	uA
Input capacitance	C <sub>I</sub>		- <sup>(3)</sup>	-7		pF
Export						
Low Output Current SDA	I <sub>OL</sub>	V <sub>OL</sub> = 0.4V VDD = 5V	-3	-	- mA	
Low output current / INT	I <sub>OL</sub>		- 1	-	- mA	
Low Output Current CLKOUT	I <sub>OL</sub>		- 1	-	- mA	
High Output Current CLKOUT	I <sub>OH</sub>	V <sub>OH</sub> = 4.6V VDD = 5V	1	-	- mA	
Output leakage current	I <sub>LO</sub>	V <sub>O</sub> = V <sub>DD</sub> or V <sub>SS</sub>	- 1	-	+ 1	uA
Voltage detector						
Brownout detection value	V <sub>LOW</sub>	T <sub>amb</sub> = 25 °C	-	0.9	1.0 V	

Remarks : ( 1 ) Reliable starting oscillator is powered: V<sub>DD</sub> ( Minimum; power up) = V<sub>DD</sub> ( Minimum) + 0.3V


( 2 ) = Timer Source Clock 1 / 60HZ ; SCL with SDA = V<sub>DD</sub>

( 3 ) On the basis of the test sample




Map 3 : T<sub>AMB</sub> = 25 °C Time = 1 minute

CLKOUT When failure; Note: IDD versus VDD relation chart




Map 4 : T<sub>AMB</sub> = 25; °C Time = 1 minute

CLKOUT = 32kHz ;Note: IDD versus VDD relation chart



Map 5 : T<sub>AMB</sub> = 25; °C Time = 1 minute

CLKOUT = 32kHz ;Note: IDD versus VDD relation chart



Map 6 : T<sub>AMB</sub> = 25; °C Time = 1 minute

NOTE: Frequency deviation VDD The diagram

**3.2.2. Dynamic characteristic (Unless otherwise specified,  $T_{amb} = -40 + 85^{\circ}\text{C}$ ,  $V_{DD} = 1.8 \sim 5.5\text{V}$ ,  $V_{SS} = 0\text{V}$ ;  $F_{osc} = 32.768\text{KHZ}$ ; Quartz wafers** **$R_s = 40\text{K}\Omega$ ;  $C_1 = 8\text{pF}$** 

parameter name	symbol	Test Conditions	Minimum	Typical Maximum	Units	
Oscillator						
Precise load capacitance	$C_L$		15	25	35	pF
Oscillator stability	$\Delta \phi_{osc}$	$\Delta \phi_{osc} = 200\text{mV } T = 25^{\circ}\text{C}$	-	$2 \times 10^{-7}$	-	
Quartz crystal parameters ( $F_{osc} = 32.768\text{KHZ}$ ) Series						
resistance	$R_s$		-	- 40		K $\Omega$
Parallel resistance	$C_L$		--10		- pF	
Adjustable capacitor	$C_T$		5	--25		pF
CLKOUT Export						
CLKOUT Function factor	$\delta \text{ CLKOUT}$		- <sup>(1)</sup>	50	-%	
I <sup>2</sup> C Bus timing characteristics <sup>(2)</sup>						
SCL Clock frequency	$f_{SCL}$		- <sup>(3)</sup>	- 400		KHz
Start Condition Hold Time	$T_{HD}; STA$				- $\mu\text{S}$	
Repeat start generation time	$T_{SU}; STA$		0.6		- $\mu\text{S}$	
SCL Low Time	$T_{LOW}$		4.2	-	- $\mu\text{S}$	
SCL High Time	$T_{HIGH}$		0.6	-	- $\mu\text{S}$	
SCL with SDA Rise time	$T_R$		-	-	0.3 $\mu\text{S}$	
SCL with SDA Fall time	$T_F$		-	-	0.3 $\mu\text{S}$	
SD Bus load capacitance	$C_b$		-	- 400		pF
Data generated time	$T_{SU}; DAT$		100	-	-	ns
Time to keep data	$T_{HD}; DAT$		0	-	-	ns
Stop condition occurs time	$T_{SU}; STO$		4.0	-	- $\mu\text{S}$	
Acceptable bus width spike	$T_{SW}$		-	--50		ns

Remarks: (1) No special instructions  $f_{CLKOUT} = 32.768\text{KHz}$ 

(2) All timing values in the operating voltage range ( $V_{DD}$  Under conditions) effective at the reference input voltage  $V_{SS}$  with  $V_{DD}$  between  $V_{DDmin}$  and  $V_{DDmax}$ .  
 (3)  $I^2C$  Bus rise time must be less than one second in a two start or stop and start conditions

## 4 ,Features

AiP8563 Have 16 More 8 Bit registers: an auto increment address register, a built- 32.768KHz Oscillator (internal integrated with a capacitor), a frequency divider (real-time clock is used to RTC Providing a source clock), the output of a programmable clock, a timer, an alarm, a detector and a brownout 400KHz I<sup>2</sup>C Bus interface.

all 16 Registers designed to be addressable 8 Bit parallel register, but not all bits are used. The first two registers (memory address 00H , 01H ) For control and status registers, memory address 02H ~ 08H A clock counter (counter seconds to years), the address 09H ~ 0CH For alarm registers (defined alarm condition), the address 0DH control CLKOUT Output pins



The frequency, address 0EH with 0FH Respectively for the timer control register and timer register. Seconds, minutes, hours, days, months, years, the alarm minute, alarm hour, day alarm registers, coding format BCD , Weeks and days of the alarm registers are not to BCD Format encoding.

When a RTC When the register is read, the contents of all counters are latched, therefore, under the transfer conditions can prohibit wrong reading of the clock / calendar chip.

#### 4.1 Alarm mode

One or more alarm registers MSB ( AE = Alarm Enable Alarm Enable bit) clear 0 , The corresponding alarm conditions effective so that an alarm will be generated once in every minute to every week range. Set the alarm flag AF (Control / Status Register 2 Bit

3 ) Used to generate an interrupt, AF It can only be cleared by software.

#### 4.2 Timer

8 Bit down counter (address 0FH ) Control register (address by the timer 0EH See Table twenty two ) Control, timer control register for setting the timer frequency ( 4096 , 64 , 1 , or 1 / 60Hz ), And set a timer valid or invalid. Timer from the software settings 8 Bit binary number counts down every time down the end of the count, the timer setting flag TF (See Table 4 ) , The timer flag TF Can only be cleared by software, TF Used to generate an interrupt ( In the next cycle generating a count-down pulse as an interrupt signal. TI / TP (See Table 4 ) Control condition interrupt generation. When reading the timer returns the value of the current countdown.

#### 4.3 CLKOUT Export


Pin CLKOUT Programmable square wave can be output. CLKOUT Frequency register (address 0DH ; See Table 20 ) Determines the frequency of the square wave, CLKOUT Can output 32.768KHz ( The default value), 1024 , 32 , 1Hz The square wave. CLKOUT An open-drain output pins, when the effective power, high impedance invalid.

#### 4.4 Reset

AiP8563 Comprising an on-chip reset circuit, when the oscillator is stopped, the reset circuit to work. In the reset state, I2C Bus initialization, register TF , VL , TD1 , TD2 , TEST1 , AE It is set to 1 , and the other registers are cleared and the address pointer 0 .

#### 4.5 Brownout detector and clock monitor

AiP8563 Embedded brownout detector, when the power is low When the bit VL ( Voltage Low, Bit second register 7 ) Is set 1 For indicating possible inaccurate calendar information, VL Flag can only be cleared by software. when VDD Slow decay (e.g., battery powered) reaches Vlow Flag VL Is set, and it may generate an interrupt.



Map 7 : Brownout detection



#### 4.6 Register Structure

Note: marked "-" Bit invalid, indicating "0" Bit should be set to logic 0.

table 1 : Register overview

address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00H	Control / Status Register 1	TEST	0	STOP	0	TESTC	0	0	0
01H	Control / Status Register 2	0	0	0	TI / TP	AF	TF AIE	TIE	
0DH	CLKOUT Frequency register	FE	-	-	-	-	-	FD1	FD0
0EH	Timer control register	TE	-	-	-	-	-	TD1	TD0
0FH	Send a countdown timer value Register	Countdown timer value							

table 2 : BCD Format register Overview

address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
02h	second	VL	00 ~ 59 BCD Code number format						
03h	minute	-	00 ~ 59 BCD Code number format						
04h	hour	-		00 ~ 23 BCD Code number format					
05h	day	-	01 ~ 31BCD Code number format						
06h	week	-	-		-	-	0-6		
07h	Month / century	C		-	01 ~ 12BCD Code number format				
08h	year	00 ~ 99BCD Code number format							
09h	Minute alarm	E		00 ~ 59BCD Code number format					
0Ah	Hour alarm	AE		00 ~ 23BCD Code number format					
0Bh	Day Alarm	E	-	01 ~ 31BCD Code number format					
0Ch	Alarm week	AE		-	-	-	0-6		

##### 4.6.1 Control / Status Register 1

table 3 : Control / Status Register 1 Bit description (address 00H)

Bit	symbol	description
7	TEST1	TEST1 = 0; Normal mode TEST1 = 1; EXT_CLK Test Mode
5	STOP	STOP = 0; Chip clock running STOP = 1; All logic chips divider asynchronous set 0; Chip clock will be stopped ( CLKOUT in 32.768kHz When available)
3	TESTC	TESTC = 0; Reset function is set when the power fail logic (normal mode 0)





		TESTC = 1 ; Power Reset function effectively
6,4,2,1,0	0	The default value is set to logic 0

#### 4.6.2 Control / Status Register 2

table 4 : Control / Status Register 2 Bit description (address 01H )

Bit	symbol	description
7,6,5	0	The default value is set to logic 0
4	TI / TP	TI / TP = 0: when TF Effective when INT Effective (depending on TIE status) TI / TP = 1: INT Effective pulse, see Table 8 ( depending on TIE State) Note: if AF with AIE When are valid, INT It remains in effect
3	AF	When an alarm occurs, AF It is set to logic 1 ;
2	TF	At the end of the countdown timer, TF It is set to logic 1 They have maintained original value before being rewritten software, if the request timer and alarm interrupts, interrupt sources AF with TF Decision, to make clear flag and prevent another flag is rewritten, should use logic instructions AND , Flag AF with TF Value Description Table 9 .
1	AIE	Flag AIE with TIE We decided to request an interrupt valid or invalid, when AF or TF One is "1"
0	TIE	When the interruption is AIE with TIE Applied to the timer AE = 0 : Alarm interrupt invalid; AIE = 1 : Alarm interrupt active TIE = 0 : Timer interrupt is invalid ; TIE = 1 : Timer interrupt valid

table 5 : / INT operating( bit TI / TP = 1 )

Source clock ( Hz )	/ INT cycle	
	n = 1	n > 1
4096	1/8192	1/4096
64	1/128	1/64
	1/64	1/64
1/60	1/64	1/64

Note 1 : TF with/ INT While effective

Note 2 : n For the value of the timer countdown, when n = 0 When the timer is stopped

table 6 : AF with TF Value Description

R / W	Bit : AF		Bit : TF	
	value	description	value	description
Read read	0	Alarm flag is invalid	0	Timer flag is invalid
	1	Alarm flag is valid	1	Timer flag is valid

Write write	0	Alarm flag is cleared	0	Timer flag is cleared
	1	Alarm flag remains unchanged	1	Timer flag remains unchanged

#### 4.6.3 Seconds, minutes and hours registers

**table 7 :second/ VL Description register bit (address 02H )**

Bit	symbol	description
7	-	<p>VL = 0 : To ensure accurate clock / calendar data</p> <p>VL = 1 : Does not guarantee an accurate clock / calendar data</p>
6 ~ 0	< S >	<p><b>representative BCD The current format of the second value, the value of 00 ~ 99</b></p> <p><b>For example: &lt;s&gt; = 1011001 ,representative 59 second</b></p>

**table 8 : Min Register Bit Description (Address 03H )**

Bit	symbol	description
7	-	valid
6 ~ 0	< Minutes>	representative BCD Current Minutes value. That, the value of 00 to 59

Bit	Description
7	Reserved
6	Reserved
5	Reserved
4	Reserved
3	Reserved
2	Reserved
1	Reserved
0	Reserved

Bit	symbol	description
7-6	-	invalid
5-0	< Minutes>	represents the BCD Time of Day format of the hour, the value of 00 to 23

#### 4.6.4 Days, weeks, months, and years registers century

**table 10 : Japanese Register bits description (address 05H )**

Bit	symbol	description
7-6	-	invalid
5-0	< Day>	Representative BCD Current minutes value format, the value of 01 to 31. The year when the value of the counter leap year, the value of 01 to 99. When the value of 99, the counter will Automatic increase in February to a value, making it 29 day.

table 11 : Description Star register bit (address 06H )

Bit	symbol	description
7 ~ 3		invalid
2 ~ 0	< Week>	Value represents the current week 0 ~ 6 See Table 12 These bits can be user reassigned

**table 12 : Week Allocation Table**

day( Day )	Bit2	Bit1	Bit0
on Sunday	0	0	0
Monday	0	0	1
Tuesday	0	1	0



Wednesday	0	1	1
Thursday	1	0	0
Friday	1	0	1
on Saturday	1	1	0

table 13 : May / century register bit description (address 07H )

Bit	symbol	description
7	C	Century-bit; C = 0 Specifies the number of century 20 **, C = 1 Specifies the number of century 19 **, "**" The value of the register, see Table 15 . Then the value from the register 99 Changes to 00 When, centuries-bit change.
6 ~ 5	-	useless
4 ~ 0	< May>	representative BCD The current format of the month, the value of 01 ~ 12 ; See Table 14 .

table 14 : Monthly Allocation Table

month	Bit4	Bit5	Bit2	Bit1	Bit0
January	0	0	0	0	1
February	0	0	0	1	0
March	0	0	0	1	1
April	0	0	1	0	0
May	0	0	0	0	1
June	0	0	1	1	0
July	0	0	1	1	1
August	0	1	0	0	0
September	0	1	0	0	1
October	0	1	0	0	0
November	0	1	0	0	1
December	1	0	0	1	0

table 15 : In register bit description (address 08H )

Bit	symbol	description
7-0	< 2008>	representative BCD The current format of the annual value, value 00 ~ 99 .

#### 4.6.5 Alarm Register

When one or more alarms minutes register write legitimate, hours, days or weeks and their respective values AE ( Alarm Enable ) Bit is a logic 0 And these values with the current minute hour, day or week values are equal,, flag AF ( Alarm Flag ) be set to, AF Save settings until it is cleared up software, AF After being cleared, the time increments only when an alarm condition is again set to match the available again. Alarm registers at their respective bit AE To a logical 1 When it will be ignored.



table 16 : Min Description Alarm register bit (address 09H )

Bit	symbol	description
7	AE	AE = 0 , Effective alarm min; AE = 1 , Minute alarm invalid
6 ~ 0	< Minute alarm>	representative BCD Min values alarm format, the value of 00 ~ 59

table 17 : Description Alarm hour register bit (address 0AH )

Bit	symbol	description
7AE	AE = 0	AE = 0 , Effective alarm hour; AE = 1 , Hour alarms are disabled
6 ~ 0	< Hour alarm>	representative BCD Min values alarm format, the value of 00 ~ twenty three

table 18 : Day described alarm register bit (address 0BH )

Bit	symbol	description
7	AE	AE = 0 Japanese police effective; AE = 1 Japanese police invalid
6 ~ 0	< Day Alarm>	representative BCD Min values alarm format, the value of 00 ~ 5

table 19 : Description Alarm week register bit (address 0CH )

Bit	symbol	description
7	AE	AE = 0 , Effective alarm week; AE = 1 , The alarm Invalid week
6 ~ 0	< Alarm week>	representative BCD Min values alarm format, the value of 0 ~ 6

#### 4.6.6 CLKOUT Frequency register

table 20 : CLKOUT Description bit frequency register (address 0DH )

Bit	symbol	description
7	FE	FE = 0 , CLKOUT Output is disabled and set to high impedance FE = 1 , CLKOUT Effective output
6 ~ 2	-	invalid
1	FD0	For control CLKOUT Frequency output pin ( f <sub>CLKOUT</sub> )
	FD0	

table twenty one : CLKOUT Frequency selection table

FD1	FD0	f <sub>CLKOUT</sub>
0	0	32.768KHz
0	1	1024Hz
1	0	32Hz
1	1	1Hz



#### 4.6.7 Countdown timer register

It is a timer register 8 Bit byte count down timer, which by the Timer Controller TE Determined valid or invalid, the timer may be selected by the clock timer controller, the other timer functions, such as interrupt generation, the control / status register 2 control. For accurate read back value counted down, I2C Bus clock SCL The frequency should be at least twice the frequency of the selected clock timer.

table twenty two : Timer Controller Register Bit Description (Address 0EH )

Bit	symbol	description
7	TE	TE = 0 The timer is invalid; TE = 1 Timer effective
6 ~ 2	-	useless
1	TD1 0	Timer clock frequency select bits, the clock frequency determines the count down timer, see Table twenty three When not in use TD1 with TD0 Should be set "11" ( 1 / 60Hz ), In order to reduce power consumption.
	TD0	

table twenty three : Timer clock frequency selection

TD1	TD0	Timer clock frequency (Hz)
0	0	4096
0	1	60
1	0	1
1	1	1/60

table twenty four : Countdown timer value register bit description (address 0FH )

Bit	symbol	description
7-0	< Countdown timer value>	Numerical countdown "N" Countdown period = n / Clock frequency

#### 4.7 EXT\_CLK Test Mode

Online test mode for the test, create test mode and control test mode operation.

Test mode register by a control / status 1 Bit 7 ( TEST = 1 ) When CLKOUT Pin becomes an input pin. In the test mode state, CLKOUT In place of the frequency signal input pin should 64Hz Frequency signals, each 64 Will produce a rising edge 1 Time increments of seconds.

Note: Enter EXT \_ CLK in the test mode and the on-chip clock is not 64Hz Always clock synchronization is also determined not state prescaler.

##### 4.7.1 Example Operation

- 1) enter EXT \_ CLK A test mode; setting control / status register 1 Bit 7 ( TEST = 1 )
- 2) Set Control / Status Register 1 Bit 5 ( STOP = 1 )
- 3) Purge control / status register 1 Bit 5 ( STOP = 0 )
- 4) Set the time register (seconds, minutes, hours, days, weeks, months / years and centuries) to the desired value
- 5) provide 32 Clock pulses to CLKOUT



6) Read the time register changes were observed for the first time


7) provide 64 Clock pulses to CLKOUT

8) Reading second change observed time register; When the need for additional time to read the increment register, repeating steps 7 with 8 .

#### 4.8 Power On Reset ( POR ) Failure mode

POR Directly related to the duration from the start time of the oscillator. The starting time of an embedded circuit can POR Fail, it will give the equipment to test the acceleration. This mode requires setting I2C Bus pins SDA with SCL A signal waveform as shown below, the minimum value of the time all of the figures required.

When entering the failure mode, Chip reset immediately stop operation by I2C Into the bus EXT \_ CLK Test mode. Set bit TESTC logic 0 Can eliminate failure modes, failure mode only enter the settings again TESTC The logic 1 After. Set in the normal mode TESTC The logic 0 It does not make sense, unless you want to block access POR Failure mode.




#### 4.9 Serial Interface

AiP8563 Serial interface I2C pins.

##### 4.9.1 I2C Bus Characteristics

I2C has two bus lines ( SDA with SCL ). To transmit data between chips and modules. SDA A serial data line, SCL A serial clock line, two lines have pull-up resistor is connected with a positive power supply, its data transfer only when the bus is not busy before.

Referring next to the system configuration, the signal generating device is a transmitter, the device is a receiver receiving signals, the device control signal is a master device, the device is controlled by a signal from the device.




Map 9 : I2C Bus System configuration FIG.



#### 4.9.2 start up( START ) And stop ( STOP )condition

When the bus is not busy, data and clock lines remain high. Noted in the number of lines and the clock line is high on the falling edge of start conditions ( S ), Noted in the number of lines on the rising edge clock line is high and the stop condition ( P ), See figure.




Map 10 : I2 C Bus start ( START ) And stop ( STOP )condition

#### 4.9.3 Bit transfer

Each bit of a data transfer clock pulse, SDA Data line is stable when the clock pulse high, or SDA

The data line will be the above-mentioned control signal, see figure.




Map 11 : I2 C Bus data transfer on the bus

#### 4.9.4 Flag

The number of data transfer between the start and stop conditions is limited to the receiver. Each 8 After adding a flag byte, flag transmitter generates a high level, then the master generates a clock notation.

Must generate a flag bit after each byte received from the receiver. Primary receiver must also generate a flag bit after the reception of each byte transmitted from the transmitter. When flag clock pulse occurs, SDA line should be held high (start-up and hold time should be considered). Upon reception of the transmitter should be changed to the last byte of the device low, the receiver should generate a flag, when the host device may generate a stop condition.



Map 12 : I2 C Flag on the bus




#### 4.9.5 I<sup>2</sup>C Bus Protocol

Note: Use I<sup>2</sup>C Bus before data transmission, the received device address should be indicated, in I<sup>2</sup>C After the start bus, the address of the first byte is transmitted along a transmission. AiP8563 As from a receiver or from the transmitter, then the clock signal line SCL


Only the input signal line, a data signal line SDA Is a bidirectional signal line.

AiP8563 Referring next address from FIG.




Map 13 : Address


Clock / calendar chip read / write cycles: Three AiP8563 Read / write cycle I<sup>2</sup>C Configuration Referring to FIG three bus, FIG word address number is four bits, high-bit register is used to indicate a next access, the word address useless.



Map 14 : From the main conveyor to the receiver (write mode)



Map 15 : Sending the read data word then the address (write address: read data)




Map 16 : Read data from the master device after the first byte of data (read mode)





## 5 Typical applications for line and instructions

### 5.1 Application line




Map 17 : Typical Application Diagram

### 5.2 Frequency adjustment quartz wafer

Method 1: SETTINGS OSCI capacitance - Calculating the average desired capacitance of the capacitance value with this value, the energization CLKOUT Measured frequency should be on pins 32.768kHz , Depending on the deviation between the quartz to wafer, and device capacitance deviation frequency deviation measured (average  $\pm 5 \times 10^{-6}$  ). The average deviation is  $\pm 5$  Min.

Method 2: OSCI Trimmer - By adjusting OSCI Pin trimmer, capacitor oscillator frequency of exact values, then the pins can be measured energized CLKOUT Up 32.768kHz signal

method 3 : OSCI Export - Direct measurement of pin OSCI output.




Map 18 : I2C Bus Timing Figure



6, Package size and outline in FIG.


6.1, DIP8 FIG package size and shape



Symbol	Dimensions in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
B	0.380	0.570	0.015	0.022
B1	1.524 (BSC)		0.060 (BSC)	
C	0.204	0.360	0.008	0.014
D	9.000	9.400	0.354	0.370
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540 (BSC)		0.100 (BSC)	
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354



6.2 , SOP8 FIG package size and shape



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 (BSC)		0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



## 7 Statement and notes:

### 7.1 The name and content of hazardous substances in products or toxic elements

Part Name lead( Pb )	Toxic and hazardous substances or elements					
	HG( Hg )	Cadmium ( Cd )	Order six chromium	( Cr ( VI ) )	Polybrominated biphenyls ( PBBs )	Polybrominated diphenyl ethers ( PBDEs )
Leadframe	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○
chip	○	○	○	○	○	○
In the lead	○	○	○	○	○	○
Attach paste	○	○	○	○	○	○
Explanation	<p>○ : Indicates that this toxic or hazardous substances or elements in SJ / T11363-2006 Standard detection limit.</p> <p>× : Indicates that this toxic or hazardous substances or elements beyond SJ / T11363-2006 The standard limit requirements.</p>					

### 7.2 note

Before using this product is recommended to read this information;

information in this document is subject to change without notice;

This information is for reference only, the Company does not undertake any for resulting therefrom; the Company does not assume responsibility for any infringement of third party patent in the course of their rights.

## 8 ,Contact information:

Core love Wuxi Micro Electronics Co., Ltd.

Wuxi I-CORE Electronics Co., Ltd.

Address: Wuxi City, Jiangsu Province Li Yuan Development Zone Road Dicui 100 number 9 Building 2 Layer URL: <http://www.i-core.cn>

Wuxi Office: Wuxi City, Jiangsu Province Li Yuan Development Zone Road Dicui 100 number 9 Building 2 Floor

Zip Code: 214072

phone: 0510-85572708

fax: 0510-85887721

Shenzhen Office: Shenzhen City, Guangdong Province, Bao'an District Silver Tin Chi Valley Technology Park C Building 501-508

Zip Code: 518000

phone: 0755-88370507

fax: 0755-88370507

Shunde Office: Jian Hai Road, Shunde District, Foshan City, Guangdong Province 2 Numbers are exchange Heights 3 seat 13F

Zip Code: 528 399

phone: 18688498366

Application Services: Mobile: 13631505987/13823745011

Application Department: Wuxi City, Jiangsu Province Li Yuan Development Zone Road Dicui 100 number 9 Building 2 Floor

Zip Code: 214072

fax: 0510-85572700

Bao'an District, Shenzhen City, Guangdong Province Xixiang Silver Tin Chi Valley Technology Park C Building 501-508

Zip Code: 518000

fax: 0755-88370507