









TOK FEER - Tok Feer

Revision 2	Drawing #: 1
	Sheet #: 1 of 16 Size: B
	Drawn by: D.Bishop Date: 10/12/2008

TRIUMF
LOGO







T2K FEB64 - APD Inputs

Revision 2	Drawing #: 10	<i>TRIUMF</i> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
Sheet #:	10 of 16	Size:	A
Drawn by:	D.Bishop	Date:	10/12/2008
File:	G:\AHW\T2\T2K_FEB64\Rev2\T2K_FEB_Rev2 - APD_Inputs.SchDoc		

5-10-18 PM

Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.





T2K FEB64 - Charge SUM Amplifier

Revision	Drawing #:	11		Size: A	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
		Sheet #:	11 of 16			
2		Drawn by:	D. Bishop	Date:	10/12/2008	
		File:	G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC			5:10:18 PM

Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.





T2K FEB64 - Charge SUM Amplifier

Revision	Drawing #:	11		TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
		Sheet #:	11 of 16		
2		Drawn by:	D. Bishop	Date: 10/12/2008	
		File:	G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC		5:10:19 PM

Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.





T2K FEB64 - Charge SUM Amplifier

Revision	Drawing #:	11		TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
		Sheet #:	11 of 16		
2		Drawn by:	D. Bishop	Date: 10/12/2008	
		File:	G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC		5:10:19 PM

Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.





T2K FEB64 - Charge SUM Amplifier

Revision	Drawing #:	11		TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
		Sheet #:	11 of 16		
2		Drawn by:	D. Bishop	Date: 10/12/2008	
		File:	G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC		5:10:19 PM

Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.





T2K FEB64 - Charge SUM Amplifier

Revision	Drawing #:	11		Size: A	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
		Sheet #:	11 of 16		
2		Drawn by: D. Bishop	Date: 10/12/2008		
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC					



Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.





T2K FEB64 - Charge SUM Amplifier

Revision	Drawing #:	11		Size: A	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
		Sheet #:	11 of 16		
2		Drawn by:	D. Bishop	Date:	10/12/2008
		File:	G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC		5:10:19 PM

Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.





T2K FEB64 - Charge SUM Amplifier

Revision	Drawing #:	11		TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
		Sheet #:	11 of 16		
2		Drawn by:	D. Bishop	Date: 10/12/2008	
		File:	G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC		5:10:19 PM

Component	AD8002ARM (μ SOIC) Gain						
	-10	-2	-1	+1	+2	+10	+100
R_F (Ω)	499	499	590	1000	681	499	1000
R_G (Ω)	49.9	249	590	-	681	54.9	10
R_{BT} (Nominal) (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9
R_C (Ω)*				75	75	0	0
R_S (Ω)	49.9	49.9	49.9				
R_T (Nominal) (Ω)	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

* R_C is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However, R_C is not required.




T2K FEB64 - Charge SUM Amplifier


Revision	Drawing #:	11		Size: A	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
		Sheet #:	11 of 16		
2		Drawn by:	D. Bishop	Date:	10/12/2008
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC					




SCA1 U1A










SCA1 U1B



SCA1 U1C





SCA1 U1D




Pin 37	Vdd_csgag	9.83	CSA
Pin 157	Vdd_csgag	9.83	
Pin 84	Vdd_csdad	9.83	
Pin 124	Vdd_csdad	9.83	
Pin 42	Vdd_crg	3.9	CR Filter
Pin 154	Vdd_crg	3.9	
Pin 82	Vdd_crd	3.9	
Pin 127	Vdd_crd	3.9	
Pin 45	Vdd_skg	1.9	SK Filter
Pin 152	Vdd_skg	1.9	
Pin 79	Vdd_skd	1.9	
Pin 129	Vdd_skd	1.9	
Pin 47	Vdd_g2g	6.881	Gain-2
Pin 150	Vdd_g2g	6.881	
Pin 77	Vdd_g2d	6.881	
Pin 131	Vdd_g2d	6.881	
Pin 50	Vdd	3.676	
Pin 144	Vdd	3.676	
Pin 66	Vdd	6.62	
Pin 136	Vdd	6.62	
Pin 62	Vdd	0.343	
Pin 65	Vdd	0	
Pin 72	Vdd_out	16.03	
Pin 126	Ipol_csdad	0.2	
Pin 155	Ipol_csgag	0.2	
Pin 69	Vgg1	2	
Pin 70	Vgg7	1	


130.41 260.818




SCA2 U1A




SCA2 U1B



SCA2 U1C





SCA2 U1D



Pin 37	Vdd_csgag	9.83	CSA
Pin 157	Vdd_csgag	9.83	
Pin 84	Vdd_csdad	9.83	
Pin 124	Vdd_csd	9.83	
Pin 42	Vdd_crg	3.9	CR Filter
Pin 154	Vdd_crg	3.9	
Pin 82	Vdd_crd	3.9	
Pin 127	Vdd_crd	3.9	
Pin 45	Vdd_skg	1.9	SK Filter
Pin 152	Vdd_skg	1.9	
Pin 79	Vdd_skd	1.9	
Pin 129	Vdd_skd	1.9	
Pin 47	Vdd_g2g	6.881	Gain-2
Pin 150	Vdd_g2g	6.881	
Pin 77	Vdd_g2d	6.881	
Pin 131	Vdd_g2d	6.881	
Pin 50	Vdd	3.676	
Pin 144	Vdd	3.676	
Pin 66	Vdd	6.62	
Pin 136	Vdd	6.62	
Pin 62	Vdd	0.343	
Pin 65	Vdd	0	
Pin 72	Vdd_out	16.03	
Pin 126	Ipol_csdad	0.2	
Pin 155	Ipol_csgag	0.2	
Pin 69	Vgg1	2	
Pin 70	Vgg7	1	

130.41 260.818



T2K FEB64 - AFTER ASIC

Revision

2

Drawing #

12

Sheet #:

12 of 16

Size:

B

Drawn by:

D.Bishop




Date:

10/12/2008

TRIUMF
4004 Westbrook Mall
Vancouver, B.C.
Canada
V6T 2A3



5:10:19 PM



Ordering Information		
Device	Package Option	
HV7800	5-Lead SOT-23	HV7800K1-G

-G indicates package is RoHS compliant ("Green")



Absolute Maximum Ratings

Parameter	Value
V _{IN} , V _{LOAD} ¹	-0.5V to +450V
V _{SAT} ¹	-0.5V to +10V
V _{SENSE} ²	-0.5V to +5.0V
I _{LOAD}	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C


Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Thermal Resistance


Package	θ_{th}
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

Pin Configuration



Product Marking



PACKAGE/ORDER INFORMATION

ORDER PART NUMBER	
LTC1669CMS8	LTC1669-8CMS8
LTC1669IMS8	LTC1669-8IMS8
MS8 PART MARKING	
LTAHV	LTAHT
LTAHX	LTAHU









Figure 1. 5-Lead TSOT (UJ-5) and 5-Lead SOT-23 (RJ-5)





T2K FEB64: BIAS / Total Bias Current Sense

Revision	Drawing #	13	TRIUMF
2			4004 Westbrook Mall
			Vancouver, B.C.
			Canada
			V6T 2A3

U14
Analog Devices
AD9229BCPZ-50











PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



T2K FEB64 - 65M SPS ADC

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	14	14 of 16	A	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - 50MSPS ADC.SCHDOC
				5-10-20 PM







PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER	
GND	1	V _{CC}	LTC1665CGN
V _{OUT} A	2	V _{OUT} H	LTC1665CN
V _{OUT} B	3	V _{OUT} G	LTC1665IGN
V _{OUT} C	4	V _{OUT} F	LTC1665IN
V _{OUT} D	5	V _{OUT} E	LTC1660CGN
REF	6	CLR	LTC1660CN
CS/LD	7	D _{OUT}	LTC1660IGN
SCK	8	DIN	LTC1660IN
GN PACKAGE		N PACKAGE	
6-LEAD PLASTIC SSOP		16-LEAD PDIP	
$T_{JMAX} = 125^\circ\text{C}$, $\theta_{JA} = 150^\circ\text{C/W}$ (GN)		$T_{JMAX} = 125^\circ\text{C}$, $\theta_{JA} = 100^\circ\text{C/W}$ (N)	

72K FEB64 - 64 Channel Bias Control



Drawing #: 15
 Sheet #: 15 of 16 Size: B
 Drawn by: D.Bishop Date: 10/12/2008
 V6T 2A3
 G:\A\HW\T2\KT2K_FEB64\Rev2\T2K_FEB_Rev2 - 64 Channel Bias Control.SCHDOS 10:20 PM




Panasonic
ideas for life

Super miniature design,
SOP (2 Form A) 8-pin type.
Controls load voltage
350V, 400V.

GU PhotoMOS (AQW210S)



x (H) 2.1 mm (W) .173x (L) .369x (H).083
inch—approx. 38% of the volume and
66% of the footprint size of DIP type Photo-
MOS Relays.



FEATURES

- 1. 2 channels in super miniature de-
sign
- The device comes in a super-miniature
SO package measuring (W) 4.4 x (L) 9.37

2. Tape and reel

The device comes standard in a tape and
reel (1,000 pcs./reel) to facilitate automati-
cic insertion machines.

- 3. Controls low-level analog signals
- PhotoMOS relays feature extremely low closed-circuit offset voltage to enable control of low-level analog signals without distortion.








- 4. Low-level off state leakage current
- In contrast to the SSR with an off state leakage current of several milliamperes, the PhotoMOS relay features a very small off state leakage current of typ. 100 pA even with the rated load voltage of 400 V (AQW214S)


TYPICAL APPLICATIONS

- Telephones
- Measuring instruments
- Computer
- Industrial robots
- High-speed inspection machines.

T2K FEB64 - 8 Channel Mosfet Switch


Revision	Drawing #	Sheet #:	Size:	
2	16	16 of 16	A	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
				Drawn by: D.Bishop Date: 10/12/2008
				File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - 8 Channel MOSFET Switch.SCH DOD 20 PM






T2K FEB64 - Voltage Regulators - Volt/Curr Monitor


Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	3	3 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				File: G:\AHWAT2KIT\T2K_FEB64\Rev2\T2K_FEB_Reg2-Regulators.SCHDOC
				5:10:20 PM






T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				File: G:\AHWAT\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2-Charge Division.SCHDOC
				5:10:20 PM




T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				File: G:\AHWAT\2KIT2K_FEB64\Rev2\T2K_FEB_Rev2-Charge Division.SCHDOC
				5:10:21 PM




T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				File: G:\AHWAT\2KIT2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
				5:10:21 PM




T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				File: G:\AHWAT2\KIT2K_FEB64\Rev2\T2K_FEB_Rev2-Charge Division.SCHDOC
				5:10:21 PM




T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				5:10:21 PM
				File: G:\AHWAT2\KIT2K_FEB64\Rev2\T2K_FEB_Rev2-Charge Division.SCHDOC




T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				File: G:\AHWAT2\KIT2K_FEB64\Rev2\T2K_FEB_Rev2-Charge Division.SCHDOC
				5:10:22 PM



T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				File: G:\AHWAT\2KIT2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
				5:10:22 PM



T2K FEB64 - Charge Division

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	5	5 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				
				File: G:\AHWAT\2KIT\T2K_FEB64\Rev2\T2K_FEB_Rev2-Charge Division.SCHDOC
				5:10:22 PM




FIGURE 6. Generating Output Offset Voltage.









FIGURE 1. Basic Connections. NOTE: Connections for INA326 differ—see Pin Configuration for detail.

Table 5a. Performance vs Gain in Normal Speed Mode ($V_{CC} = 5V$, $V_{REF} = 5V$)									
GAIN	1	4	8	16	32	64	128	256	UNIT
Input Span	± 2.5	± 0.625	± 0.312	± 0.156	$\pm 78\text{m}$	$\pm 39\text{m}$	$\pm 19.5\text{m}$	$\pm 9.76\text{m}$	V
LSB	38.1	9.54	4.77	2.38	1.19	0.596	0.298	0.149	μV
Noise Free Resolution*	65536	65536	65536	65536	65536	65536	32768	16384	Counts
Gain Error	5	5	5	5	5	5	5	8	ppm of FS
Offset Error	0.5	0.5	0.5	0.5	0.5	0.5	0.5	0.5	μV



T2K FEB64 - BIAS Output x 64 / Voltage & Current Readback

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	6	6 of 16	B	4004 Westbrook Mall
				Vancouver, B.C.
				Canada
				V6T 2A3
				File: G:\AHWAT2KIT2K_FEB64Rev2\T2K FEB_Rev2 - BIAS Output.SchDoc
				5:10:22 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	µA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	kΩ	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121	mV	- $V_{SENSE} = 100\text{mV}$
		177	-	223	mV	- $V_{SENSE} = 200\text{mV}$
		470	-	530	mV	- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	µs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	µs	- V_{SENSE} step 0mV to 500mV
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	µs	- V_{SENSE} step 500mV to 0mV

Notes:

1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_θ
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7




Absolute Maximum Ratings

Parameter	Value
V_{IN}, V_{LOAD} ¹	-0.5V to +450V
V_{OUT} ¹	-0.5V to +10V
V_{SENSE} ²	-0.5V to +5.0V
I_{LOAD}	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings: those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging

5-Lead SOT-23

T2K FEB64 - BIAS Current Sense

Revision	Drawing #	Sheet #	Size	TRIUMF
2	7	7 of 16	A	4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
				Drawn by: D.Bishop Date: 10/12/2008
				File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc
				5-10:22 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	μA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	k Ω	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121		- $V_{SENSE} = 100\text{mV}$
		177	-	223		- $V_{SENSE} = 200\text{mV}$
		470	-	530		- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	μs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	- V_{SENSE} step 0mV to 500mV	
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	μs	- V_{SENSE} step 500mV to 0mV

Notes:

1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_J
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7




Absolute Maximum Ratings

Parameter	Value
V_{IN}, V_{LOAD} ¹	-0.5V to +450V
V_{OUT} ¹	-0.5V to +10V
V_{SENSE} ²	-0.5V to +5.0V
I_{LOAD}	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings: those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



5-Lead SOT-23
(top view)

Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging

5-Lead SOT-23

T2K FEB64 - BIAS Current Sense

Revision	Drawing #	Sheet #	Size	TRIUMF
2	7	7 of 16	A	4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
				Drawn by: D.Bishop Date: 10/12/2008
File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc				5-10:22 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	μA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	kΩ	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121	mV	- $V_{SENSE} = 100\text{mV}$
		177	-	223	mV	- $V_{SENSE} = 200\text{mV}$
		470	-	530	mV	- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	μs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	μs	- V_{SENSE} step 0mV to 500mV
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	μs	- V_{SENSE} step 500mV to 0mV

Notes: 1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_θ
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7



Pin Configuration



5-Lead SOT-23 (top view)

Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging

5-Lead SOT-23

T2K FEB64 - BIAS Current Sense

Revision	Drawing #:	7	TRIUMF
2	Sheet #:	7 of 16	4004 Westbrook Mall
			Vancouver, B.C.
			Canada
			V6T 2A3
Drawn by: D.Bishop Date: 10/12/2008			
File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc			5-10:23 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	μA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	k Ω	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121		- $V_{SENSE} = 100\text{mV}$
		177	-	223		- $V_{SENSE} = 200\text{mV}$
		470	-	530		- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	μs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	- V_{SENSE} step 0mV to 500mV	
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	μs	- V_{SENSE} step 500mV to 0mV

Notes:

1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_ja
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7




Absolute Maximum Ratings

Parameter	Value
V_{IN}, V_{LOAD} ¹	-0.5V to +450V
V_{OUT} ¹	-0.5V to +10V
V_{SENSE} ²	-0.5V to +5.0V
I_{LOAD}	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings: those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



5-Lead SOT-23
(top view)

Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging

5-Lead SOT-23

T2K FEB64 - BIAS Current Sense

Revision	Drawing #	Sheet #	Size	TRIUMF
2	7	7 of 16	A	4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
				Drawn by: D.Bishop Date: 10/12/2008
File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc				5-10:23 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	μA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	kΩ	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121	mV	- $V_{SENSE} = 100\text{mV}$
		177	-	223	mV	- $V_{SENSE} = 200\text{mV}$
		470	-	530	mV	- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	μs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	μs	- V_{SENSE} step 0mV to 500mV
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	μs	- V_{SENSE} step 500mV to 0mV

Notes:

1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_θ
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7




Absolute Maximum Ratings

Parameter	Value
V_{IN}, V_{LOAD} ¹	-0.5V to +450V
V_{OUT} ¹	-0.5V to +10V
V_{SENSE} ²	-0.5V to +5.0V
I_{LOAD}	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings: those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



5-Lead SOT-23 (top view)

Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging

5-Lead SOT-23

T2K FEB64 - BIAS Current Sense

Revision	Drawing #	Sheet #	Size	TRIUMF
2	7	7 of 16	A	4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
				Drawn by: D.Bishop Date: 10/12/2008
File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc				5-10:23 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	μA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	kΩ	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121	mV	- $V_{SENSE} = 100\text{mV}$
		177	-	223	mV	- $V_{SENSE} = 200\text{mV}$
		470	-	530	mV	- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	μs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	μs	- V_{SENSE} step 0mV to 500mV
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	μs	- V_{SENSE} step 500mV to 0mV

Notes:

1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_θ
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7




Absolute Maximum Ratings

Parameter	Value
V_{IN}, V_{LOAD} ¹	-0.5V to +450V
V_{OUT} ¹	-0.5V to +10V
V_{SENSE} ²	-0.5V to +5.0V
I_{LOAD}	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings: those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



5-Lead SOT-23
(top view)

Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging

5-Lead SOT-23

T2K FEB64 - BIAS Current Sense

Revision	Drawing #	Sheet #	Size	TRIUMF
2	7	7 of 16	A	4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
				Drawn by: D.Bishop Date: 10/12/2008
				File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc
				5-10:23 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	μA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	kΩ	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121	mV	- $V_{SENSE} = 100\text{mV}$
		177	-	223	mV	- $V_{SENSE} = 200\text{mV}$
		470	-	530	mV	- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	μs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	μs	- V_{SENSE} step 0mV to 500mV
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	μs	- V_{SENSE} step 500mV to 0mV

Notes:

1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_θ
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7




Absolute Maximum Ratings

Parameter	Value
V_{IN}, V_{LOAD} ¹	-0.5V to +450V
V_{OUT} ¹	-0.5V to +10V
V_{SENSE} ²	-0.5V to +5.0V
I_{LOAD}	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings: those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



5-Lead SOT-23 (top view)

Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging

5-Lead SOT-23

T2K FEB64 - BIAS Current Sense

Revision	Drawing #:	7	TRIUMF
2	Sheet #:	7 of 16	4004 Westbrook Mall
			Vancouver, B.C.
			Canada
			V6T 2A3
File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc			5-10:23 PM



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Supply						
V_{IN}	Supply voltage	8.0	-	450	V	*
I_0	Quiescent supply current	-	-	50	μA	- $V_{IN} = 8\text{V}$ to 450V , $V_{SENSE} = 0\text{mV}$
Input and Output						
R_{OUT}	OUT pin output resistance	-	3.6	-	kΩ	- ---
V_{OUT}	Output voltage	0	-	15	mV	- $V_{SENSE} = 0\text{mV}$
		79	-	121	mV	- $V_{SENSE} = 100\text{mV}$
		177	-	223	mV	- $V_{SENSE} = 200\text{mV}$
		470	-	530	mV	- $V_{SENSE} = 500\text{mV}$
Dynamic Characteristics						
t_{RISE}	Output rise time, 10% to 90%	-	0.7	-	μs	- V_{SENSE} step 5mV to 500mV
		-	-	2.0	μs	- V_{SENSE} step 0mV to 500mV
t_{FALL}	Output fall time, 90% to 10%	-	0.7	2.0	μs	- V_{SENSE} step 500mV to 0mV

Notes:

1. Referenced to GND

2. $V_{SENSE} = V_{IN} - V_{LOAD}$

Values of parameters marked with a * apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8888 • FAX: (408) 222-4895 • www.supertex.com

HV7800

Ordering Information

Device	Package Option
HV7800	5-Lead SOT-23 HV7800K1-G

Thermal Resistance

Package	θ_θ
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7




Absolute Maximum Ratings

Parameter	Value
V_{IN}, V_{LOAD} ¹	-0.5V to +450V
V_{OUT} ¹	-0.5V to +10V
V_{SENSE} ²	-0.5V to +5.0V
I_{LOAD}	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings: those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



5-Lead SOT-23
(top view)

Product Marking




Y = Last Digit of Year Sealed
W = Code for Week Sealed
= "Green" Packaging


5-Lead SOT-23



T2K FEB64 - BIAS Current Sense

Revision	Drawing #	Sheet #:	Size:	TRIUMF
2	7	7 of 16	A	4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
Drawn by: D.Bishop Date: 10/12/2008				
File: G:\AHW\T2KIT2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc				5-10:23 PM



SAMTEC
QMS-64-H-DP-EM2





FUNCTION TABLE		
IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON

