```
"name": "IVX1 CV",
                                                What symbol to use, defaults to templates/skill/<name>.il
"symbol" : "inv",
                                                      LayoutDigitalCell has extra functions for digital cells, and will add
"class" : "Layout::LayoutDigitalCell",
                                                      power rails.
"spice" : [
     ".subckt IVX1 CV A Y AVDD AVSS"
                                                        Connectivity defined by SPICE. SPICE subcircuit can be read from a
     "MNO Y A AVSS AVSS NCHDL",
                                                        separate file
     "MPO Y A AVDD AVSS PCHDL",
                                                       Help the schematic generator to place transistors so it's easier to
     ".ends IVX1 CV"],
                                                       read schematics
"addSchematicCoordinates" : {
     "MN0" : [ 0.25, 0, "R0"],
     "MP0" : [0.25, 0.5, "R0"]
                                                       Find rectangle on device MN:D, and route in M1 to rectangle MP:D
                                                       using a left, up or down, left pattern.
"beforeRoute" : {
     "addDirectedRoutes" : [ ["M1", "Y", "MN:D-|--MP:D"], ["PO", "A", "MN:G-MP:G"] ]
                                                         Add port for A on the gate of MN0
"afterRoute" : {
     "addPortOnRects" : [ ["A", "M1", "MN0:G"] , ["Y", "M1", "MN0:D"]]
```