Betriebssysteme

8. Tutorium - Caches, IPC

Peter Bohner

20. Dezember 2023

ITEC - Operating Systems Group

How many do you typically have in your computer?

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more > and your RAM

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more > and your RAM

And why do you have multiple?

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

And why do you have multiple?

• Fast caches are expensive (and size limited) \Rightarrow Small

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

And why do you have multiple?

- Fast caches are expensive (and size limited) \Rightarrow Small
- Multiple levels of slower but larger caches arranged in a cache hierarchy

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- Multiple levels of slower but larger caches arranged in a cache hierarchy

Why do caches even work?

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- Multiple levels of slower but larger caches arranged in a cache hierarchy

Why do caches even work?

Two main principles:

Temporal locality: Memory that was accessed will be accessed again soon

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- Multiple levels of slower but larger caches arranged in a cache hierarchy

Why do caches even work?

Two main principles:

- Temporal locality: Memory that was accessed will be accessed again soon
- Spatial locality: If address X was accessed, $X \pm 1$ will likely be accessed soon \Rightarrow Don't just cache single words but entire *lines*. How large?

How many do you typically have in your computer?

Quite a few! Typically L1, L2, L3 <maybe more> and your RAM

And why do you have multiple?

- Fast caches are expensive (and size limited) ⇒ Small
- Multiple levels of slower but larger caches arranged in a cache hierarchy

Why do caches even work?

Two main principles:

- Temporal locality: Memory that was accessed will be accessed again soon
- Spatial locality: If address X was accessed, X±1 will likely be accessed soon ⇒ Don't just cache single words but entire lines. How large? Probably ≥ 64 Bytes for reasons

Cache lines

Why is a cache line useful? Can't we just make N memory accesses?

Cache lines

Why is a cache line useful? Can't we just make N memory accesses? Reading a chunk from DRAM is much more efficient than reading them one after another

Cache Placement Policies

What policies do you know?

Fully Associative

Cache Placement Policies

What policies do you know?

- Fully Associative
- Set-Associative

Cache Placement Policies

What policies do you know?


- Fully Associative
- Set-Associative
- Direct Mapped


What is that?


Address


Tag Line Offset

Cache Lines	
Tag	Data









What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

When can cache misses happen here?

What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

When can cache misses happen here?

• Never accessed that address before. Called a

What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

When can cache misses happen here?

Never accessed that address before. Called a Compulsory Miss

What is that?

Address

Tag Line Offset

Cache Lines	
Tag	Data

When can cache misses happen here?

- Never accessed that address before. Called a Compulsory Miss
- Cache was full and it was evicted. Called a

What is that?


Address


Tag Line Offset


Cache Lines	
Tag	Data


When can cache misses happen here?


- Never accessed that address before. Called a Compulsory Miss
- Cache was full and it was evicted. Called a Capacity Miss











What is that?



Cache Lines	
Tag	Data

When can cache misses happen here?

What is that?



Cache Lines	
Tag	Data

When can cache misses happen here?

Never accessed that address before. Called a

What is that?



Cache Lines	
_	
Tag	Data

When can cache misses happen here?

Never accessed that address before. Called a Compulsory Miss

What is that?



Cache Lines	
Tag	Data

When can cache misses happen here?

- Never accessed that address before. Called a Compulsory Miss
- Cache was full and it was evicted. Called a

What is that?



Cache Lines	
Tag	Data

When can cache misses happen here?

- Never accessed that address before. Called a Compulsory Miss
- Cache was full and it was evicted. Called a Capacity Miss

Hashfunktion




Data


Data


Data

Tag

Tag









Conflict misses


There was space, but it was mapped to the same slot!






Insertion

Find the correct set using the index, then treat each set as a Fully Associative cache.




Insertion

Find the correct set using the index, then treat each set as a Fully Associative cache.




Insertion

Find the correct set using the index, then treat each set as a Fully Associative cache.



Conflict misses?



Conflict misses!

There was space, but it was mapped to the same set!

You have a Cache and real memory behind

What do you do when you write to ...

... an address in the cache?

You have a Cache and real memory behind

- ... an address in the cache?
 - Write Through:

You have a Cache and real memory behind

- ... an address in the cache?
 - Write Through: Update the cache and the main memory

You have a Cache and real memory behind

- ... an address in the cache?
 - Write Through: Update the cache and the main memory
 - Write Back:

You have a Cache and real memory behind

- ... an address in the cache?
 - Write Through: Update the cache and the main memory
 - Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?

You have a Cache and real memory behind

- ... an address in the cache?
 - Write Through: Update the cache and the main memory
 - Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?
 - Write-allocate:

You have a Cache and real memory behind


- ... an address in the cache?
 - Write Through: Update the cache and the main memory
 - Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?
 - Write-allocate: First load it into the cache. Then see above


You have a Cache and real memory behind


- ... an address in the cache?
 - Write Through: Update the cache and the main memory
 - Write Back: Update only the cache. Update main memory on eviction
- ... an address not in the cache?
 - Write-allocate: First load it into the cache. Then see above
 - Write-to-memory:

You have a Cache and real memory behind

- ... an address in the cache?
 - Write Through: Update the cache and the main memory
 - Write Back: Update only the cache. Update main memory on eviction
- ... an address *not* in the cache?
 - Write-allocate: First load it into the cache. Then see above
 - Write-to-memory: Don't load into cache, modify in memory







What kind of addresses does this use for Index/Tag?

At which position do you put the cache? V-Addr MMU Physical Addr Main Memory Data Data

What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

Benefits? Drawbacks?

+ Fast, no address translation

What kind of addresses does this use for Index/Tag?


Virtually Indexed, Virtually Tagged (VIVT)

- + Fast, no address translation
 - Ambiguity Problem (The same virtual address might point to different physical addresses over time)

What kind of addresses does this use for Index/Tag?

Virtually Indexed, Virtually Tagged (VIVT)

- + Fast, no address translation
 - Ambiguity Problem (The same virtual address might point to different physical addresses over time)
- Alias Problem (Multiple virtual addresses might point to the same physical address)



At which position do you put the cache? Virtual Addr MMU Physical Addr Main Memory Data Cache

What kind of addresses does this use for Index/Tag?

At which position do you put the cache? Virtual Addr MMU Physical Addr CPU Data Data Cache Nain Memory

What kind of addresses does this use for Index/Tag?

Virtually Indexed, Physically Tagged (VIPT)

What kind of addresses does this use for Index/Tag?

Virtually Indexed, Physically Tagged (VIPT)

What kind of addresses does this use for Index/Tag?


Virtually Indexed, Physically Tagged (VIPT)


- + Still relatively fast: Can lookup the index while the MMU works
- + Ambiguity solved, as it is tagged by physical address (iff

What kind of addresses does this use for Index/Tag?


Virtually Indexed, Physically Tagged (VIPT)

- + Still relatively fast: Can lookup the index while the MMU works
- + Ambiguity solved, as it is tagged by physical address (iff the entire PFN is used as a tag!)
- Alias Problem (sometimes!)





What kind of addresses does this use for Index/Tag?



What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

Benefits? Drawbacks?

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

Benefits? Drawbacks?

 $+\,$ Transparent to CPU: no alias, no ambiguity

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

Benefits? Drawbacks?

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

Benefits? Drawbacks?

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware
- Allocation conflicts

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

Benefits? Drawbacks?

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware
- Allocation conflicts

Allocation conflicts

How well do you think contiguous virtual pages fit into the cache?

What kind of addresses does this use for Index/Tag?

Physically Indexed, Physically Tagged (PIPT)

Benefits? Drawbacks?

- + Transparent to CPU: no alias, no ambiguity
- + Coherency can be implemented in hardware
- Allocation conflicts

Allocation conflicts

- How well do you think contiguous virtual pages fit into the cache?
- Maybe not so well. The cache operates on physical addresses
- ⇒ Sequential virtual pages might be mapped to *conflicting* physical ones!

Inter-Process-Communication

IPC

How can different processes interact?

IPC

How can different processes interact?

• Shared memory (implicitly

IPC

How can different processes interact?

 Shared memory (implicitly as they share an address space and explicitly via a shared memory area)

How can different processes interact?

- Shared memory (implicitly as they share an address space and explicitly via a shared memory area)
- OS facilities (e.g. messages, pipes, Signals, sockets)

How can different processes interact?

- Shared memory (implicitly as they share an address space and explicitly via a shared memory area)
- OS facilities (e.g. messages, pipes, Signals, sockets)
- High level abstractions (files, database entries)

IPC - **Getting Stuck**

What mechanism do you need for IPC in an imperfect world?

IPC - **Getting Stuck**

What mechanism do you need for IPC in an imperfect world?

Timeouts! You don't want to wait for buggy programs or poor dead ones :(

Asynchronous send Operations require a buffer. Where do you put that?

• Actually, why do they need a buffer?

Asynchronous send Operations require a buffer. Where do you put that?

Actually, why do they need a buffer? Sent but not yet received messages

Asynchronous send Operations require a buffer. Where do you put that?

- Actually, why do they need a buffer? Sent but not yet received messages
- They can be in the *receiver's* address space, the *sender's* AS or in the kernel

Asynchronous send Operations require a buffer. Where do you put that?

- Actually, why do they need a buffer? Sent but not yet received messages
- They can be in the *receiver's* address space, the *sender's* AS or in the kernel

Buffering in the Receiver's Address Space

Is that a good idea?

Asynchronous send Operations require a buffer. Where do you put that?

- Actually, why do they need a buffer? Sent but not yet received messages
- They can be in the *receiver's* address space, the *sender's* AS or in the kernel

Buffering in the Receiver's Address Space

Is that a good idea? What happens when you have many clients?

Asynchronous send Operations require a buffer. Where do you put that?

- Actually, why do they need a buffer? Sent but not yet received messages
- They can be in the *receiver's* address space, the *sender's* AS or in the kernel

Buffering in the Receiver's Address Space

- Is that a good idea? What happens when you have many clients?
- \Rightarrow Does not scale well. You either allow every sender to allocate memory for you (ouch) or you might run out with many clients

Buffering in the Kernel

Is that a good idea?

Buffering in the Kernel

Is that a good idea? What happens when you have many clients?

Buffering in the Kernel

- Is that a good idea? What happens when you have many clients?
- ⇒ Does not scale well. You either allow every sender to allocate kernel memory (ouch) or you might run out with many clients

Buffering in the Kernel

- Is that a good idea? What happens when you have many clients?
- ⇒ Does not scale well. You either allow every sender to allocate kernel memory (ouch) or you might run out with many clients

Buffering in the Sender's Address Space

Sounds good?

Buffering in the Kernel

- Is that a good idea? What happens when you have many clients?
- ⇒ Does not scale well. You either allow every sender to allocate kernel memory (ouch) or you might run out with many clients

Buffering in the Sender's Address Space

Sounds good? Yea, we are running out of options.

Buffering in the Kernel

- Is that a good idea? What happens when you have many clients?
- ⇒ Does not scale well. You either allow every sender to allocate kernel memory (ouch) or you might run out with many clients

Buffering in the Sender's Address Space

Sounds good? Yea, we are running out of options. But it's mostly alright!

Buffering in the Kernel

- Is that a good idea? What happens when you have many clients?
- ⇒ Does not scale well. You either allow every sender to allocate kernel memory (ouch) or you might run out with many clients

Buffering in the Sender's Address Space

- Sounds good? Yea, we are running out of options. But it's mostly alright!
- + We only need to store it once: The sender has it in a buffer somewhere anyways

Buffering in the Kernel

- Is that a good idea? What happens when you have many clients?
- ⇒ Does not scale well. You either allow every sender to allocate kernel memory (ouch) or you might run out with many clients

Buffering in the Sender's Address Space

- Sounds good? Yea, we are running out of options. But it's mostly alright!
- $+\,$ We only need to store it once: The sender has it in a buffer somewhere anyways
- + Scales better, as each sender keeps their messages
- ± We need to tell the client when it can reclaim the buffer

You are a very popular process that receives and handles many messages.

• For simplicities sake you chose *Synchronous IPC*. What problem might occur with many clients?

- For simplicities sake you chose *Synchronous IPC*. What problem might occur with many clients?
- You spent your whole life waiting for timeouts to expire

- For simplicities sake you chose *Synchronous IPC*. What problem might occur with many clients?
- You spent your whole life waiting for timeouts to expire
- How could you solve that with a new syscall?

- For simplicities sake you chose *Synchronous IPC*. What problem might occur with many clients?
- You spent your whole life waiting for timeouts to expire
- How could you solve that with a new syscall? How does send-and-receive, which sends and instantly receives help?

- For simplicities sake you chose *Synchronous IPC*. What problem might occur with many clients?
- You spent your whole life waiting for timeouts to expire
- How could you solve that with a new syscall? How does send-and-receive, which sends and instantly receives help?
- The server can assume you are using it and set a zero timeout. After all, if you are using that syscall you will be waiting

How can you emulate asynchronous IPC using synchronous IPC?

How can you emulate asynchronous IPC using synchronous IPC?

Use a Proxy thread

How can you emulate asynchronous IPC using synchronous IPC?

- Use a Proxy thread
 - 1. Copy message to proxy thread
 - 2. Proxy threads sends synchronously and might block until recipient calls receive

How can you emulate asynchronous IPC using synchronous IPC?

- Use a Proxy thread
 - 1. Copy message to proxy thread
 - 2. Proxy threads sends synchronously and might block until recipient calls receive
- + Allows async I/O

-

How can you emulate asynchronous IPC using synchronous IPC?

- Use a Proxy thread
 - 1. Copy message to proxy thread
 - 2. Proxy threads sends synchronously and might block until recipient calls receive
- + Allows async I/O
- How many messages can you send?

How can you emulate asynchronous IPC using synchronous IPC?

- Use a Proxy thread
 - 1. Copy message to proxy thread
 - 2. Proxy threads sends synchronously and might block until recipient calls receive
- + Allows async I/O
 - How many messages can you send? Yea, one per thread...

How can you emulate Synchronous IPC using asynchronous IPC?

How can you emulate Synchronous IPC using asynchronous IPC?

What about

```
do {
   res = async_send(message);
} while(res != MESSAGE_SENT);
```

How can you emulate Synchronous IPC using asynchronous IPC?

What about

```
do {
   res = async_send(message);
} while(res != MESSAGE_SENT);
```

Will wait until it was sent, not until it was received.

How can you emulate Synchronous IPC using asynchronous IPC?

What about

```
do {
   res = async_send(message);
} while(res != MESSAGE_SENT);
```

Will wait until it was sent, not until it was received.

⇒ Implement a very simple protocol involving multiple messages

How can you emulate Synchronous IPC using asynchronous IPC?

What about

```
do {
   res = async_send(message);
} while(res != MESSAGE_SENT);
```

Will wait until it was sent, not until it was received.

- ⇒ Implement a very simple protocol involving multiple messages
- \Rightarrow Send ACK message on receiver side, wait for ACK to be received.

And receive?

How can you emulate Synchronous IPC using asynchronous IPC?

What about

```
do {
   res = async_send(message);
} while(res != MESSAGE_SENT);
```

Will wait until it was sent, not until it was received.

- ⇒ Implement a very simple protocol involving multiple messages
- \Rightarrow Send ACK message on receiver side, wait for ACK to be received.

And receive?

Just loop until async_receive receives a message (that is not an ACK)

Pipes

ls | less

Write a C-program for Linux that creates two child processes, *Is* and *Iess* and uses an ordinary pipe to redirect the standard output of Is to the standard input of Iess.



XKCD 361 - Christmas Back Home

FRAGEN?



https://forms.gle/9CwJSKidKibubran9

Bis nächste Woche