-
Notifications
You must be signed in to change notification settings - Fork 102
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
arm64: dts: khadas-vim3: add support for the SM1 based VIM3L
Add the Amlogic SM1 based Khadas VIM3L, sharing all the same features as the G12B based VIM3, but: - a different DVFS support since only a single cluster is available - audio is still not available on SM1 Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Reviewed-by: Kevin Hilman <khilman@baylibre.com> Tested-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
- Loading branch information
1 parent
aa08f31
commit 700ab8d
Showing
2 changed files
with
71 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,70 @@ | ||
// SPDX-License-Identifier: (GPL-2.0+ OR MIT) | ||
/* | ||
* Copyright (c) 2019 BayLibre, SAS | ||
* Author: Neil Armstrong <narmstrong@baylibre.com> | ||
*/ | ||
|
||
/dts-v1/; | ||
|
||
#include "meson-sm1.dtsi" | ||
#include "meson-khadas-vim3.dtsi" | ||
|
||
/ { | ||
compatible = "khadas,vim3l", "amlogic,sm1"; | ||
model = "Khadas VIM3L"; | ||
|
||
vddcpu: regulator-vddcpu { | ||
/* | ||
* Silergy SY8030DEC Regulator. | ||
*/ | ||
compatible = "pwm-regulator"; | ||
|
||
regulator-name = "VDDCPU"; | ||
regulator-min-microvolt = <690000>; | ||
regulator-max-microvolt = <1050000>; | ||
|
||
vin-supply = <&vsys_3v3>; | ||
|
||
pwms = <&pwm_AO_cd 1 1250 0>; | ||
pwm-dutycycle-range = <100 0>; | ||
|
||
regulator-boot-on; | ||
regulator-always-on; | ||
}; | ||
}; | ||
|
||
&cpu0 { | ||
cpu-supply = <&vddcpu>; | ||
operating-points-v2 = <&cpu_opp_table>; | ||
clocks = <&clkc CLKID_CPU_CLK>; | ||
clock-latency = <50000>; | ||
}; | ||
|
||
&cpu1 { | ||
cpu-supply = <&vddcpu>; | ||
operating-points-v2 = <&cpu_opp_table>; | ||
clocks = <&clkc CLKID_CPU1_CLK>; | ||
clock-latency = <50000>; | ||
}; | ||
|
||
&cpu2 { | ||
cpu-supply = <&vddcpu>; | ||
operating-points-v2 = <&cpu_opp_table>; | ||
clocks = <&clkc CLKID_CPU2_CLK>; | ||
clock-latency = <50000>; | ||
}; | ||
|
||
&cpu3 { | ||
cpu-supply = <&vddcpu>; | ||
operating-points-v2 = <&cpu_opp_table>; | ||
clocks = <&clkc CLKID_CPU3_CLK>; | ||
clock-latency = <50000>; | ||
}; | ||
|
||
&pwm_AO_cd { | ||
pinctrl-0 = <&pwm_ao_d_e_pins>; | ||
pinctrl-names = "default"; | ||
clocks = <&xtal>; | ||
clock-names = "clkin1"; | ||
status = "okay"; | ||
}; |