Skip to content

Commit

Permalink
arm64: dts: qcom: sm8550: misc style fixes
Browse files Browse the repository at this point in the history
[ Upstream commit f03908b ]

Miscellaneous DT fixes to remove spurious blank line and enhance readability.

Fixes: ffc50b2 ("arm64: dts: qcom: Add base SM8550 dtsi")
Fixes: d7da51d ("arm64: dts: qcom: sm8550: add display hardware devices")
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org>
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230308-topic-sm8550-upstream-dt-fixups-v1-3-595b02067672@linaro.org
Signed-off-by: Sasha Levin <sashal@kernel.org>
  • Loading branch information
superna9999 authored and gregkh committed May 11, 2023
1 parent 6eff406 commit b9ccf0f
Showing 1 changed file with 7 additions and 5 deletions.
12 changes: 7 additions & 5 deletions arch/arm64/boot/dts/qcom/sm8550.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -412,7 +412,6 @@
no-map;
};


hyp_tags_reserved_mem: hyp-tags-reserved-region@811d0000 {
reg = <0 0x811d0000 0 0x30000>;
no-map;
Expand Down Expand Up @@ -2195,7 +2194,8 @@

assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
<&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>;
assigned-clock-parents = <&mdss_dsi0_phy 0>,
<&mdss_dsi0_phy 1>;

operating-points-v2 = <&mdss_dsi_opp_table>;

Expand Down Expand Up @@ -2287,8 +2287,10 @@

power-domains = <&rpmhpd SM8550_MMCX>;

assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
assigned-clock-parents = <&mdss_dsi1_phy 0>, <&mdss_dsi1_phy 1>;
assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
<&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
assigned-clock-parents = <&mdss_dsi1_phy 0>,
<&mdss_dsi1_phy 1>;

operating-points-v2 = <&mdss_dsi_opp_table>;

Expand Down Expand Up @@ -3156,7 +3158,7 @@

intc: interrupt-controller@17100000 {
compatible = "arm,gic-v3";
reg = <0 0x17100000 0 0x10000>, /* GICD */
reg = <0 0x17100000 0 0x10000>, /* GICD */
<0 0x17180000 0 0x200000>; /* GICR * 8 */
ranges;
#interrupt-cells = <3>;
Expand Down

0 comments on commit b9ccf0f

Please sign in to comment.