-
Notifications
You must be signed in to change notification settings - Fork 102
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
drm/mediatek: separate hdmi phy to different file
Different IC has different phy setting of HDMI. This patch separates the phy hardware relate part for mt8173. Signed-off-by: chunhui dai <chunhui.dai@mediatek.com> Signed-off-by: CK Hu <ck.hu@mediatek.com>
- Loading branch information
1 parent
d08b5ab
commit be28b65
Showing
6 changed files
with
302 additions
and
223 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,232 @@ | ||
// SPDX-License-Identifier: GPL-2.0 | ||
/* | ||
* Copyright (c) 2018 MediaTek Inc. | ||
* Author: Jie Qiu <jie.qiu@mediatek.com> | ||
*/ | ||
|
||
#include "mtk_hdmi_phy.h" | ||
|
||
static int mtk_hdmi_phy_power_on(struct phy *phy); | ||
static int mtk_hdmi_phy_power_off(struct phy *phy); | ||
|
||
static const struct phy_ops mtk_hdmi_phy_dev_ops = { | ||
.power_on = mtk_hdmi_phy_power_on, | ||
.power_off = mtk_hdmi_phy_power_off, | ||
.owner = THIS_MODULE, | ||
}; | ||
|
||
long mtk_hdmi_pll_round_rate(struct clk_hw *hw, unsigned long rate, | ||
unsigned long *parent_rate) | ||
{ | ||
struct mtk_hdmi_phy *hdmi_phy = to_mtk_hdmi_phy(hw); | ||
|
||
hdmi_phy->pll_rate = rate; | ||
if (rate <= 74250000) | ||
*parent_rate = rate; | ||
else | ||
*parent_rate = rate / 2; | ||
|
||
return rate; | ||
} | ||
|
||
unsigned long mtk_hdmi_pll_recalc_rate(struct clk_hw *hw, | ||
unsigned long parent_rate) | ||
{ | ||
struct mtk_hdmi_phy *hdmi_phy = to_mtk_hdmi_phy(hw); | ||
|
||
return hdmi_phy->pll_rate; | ||
} | ||
|
||
void mtk_hdmi_phy_clear_bits(struct mtk_hdmi_phy *hdmi_phy, u32 offset, | ||
u32 bits) | ||
{ | ||
void __iomem *reg = hdmi_phy->regs + offset; | ||
u32 tmp; | ||
|
||
tmp = readl(reg); | ||
tmp &= ~bits; | ||
writel(tmp, reg); | ||
} | ||
|
||
void mtk_hdmi_phy_set_bits(struct mtk_hdmi_phy *hdmi_phy, u32 offset, | ||
u32 bits) | ||
{ | ||
void __iomem *reg = hdmi_phy->regs + offset; | ||
u32 tmp; | ||
|
||
tmp = readl(reg); | ||
tmp |= bits; | ||
writel(tmp, reg); | ||
} | ||
|
||
void mtk_hdmi_phy_mask(struct mtk_hdmi_phy *hdmi_phy, u32 offset, | ||
u32 val, u32 mask) | ||
{ | ||
void __iomem *reg = hdmi_phy->regs + offset; | ||
u32 tmp; | ||
|
||
tmp = readl(reg); | ||
tmp = (tmp & ~mask) | (val & mask); | ||
writel(tmp, reg); | ||
} | ||
|
||
inline struct mtk_hdmi_phy *to_mtk_hdmi_phy(struct clk_hw *hw) | ||
{ | ||
return container_of(hw, struct mtk_hdmi_phy, pll_hw); | ||
} | ||
|
||
static int mtk_hdmi_phy_power_on(struct phy *phy) | ||
{ | ||
struct mtk_hdmi_phy *hdmi_phy = phy_get_drvdata(phy); | ||
int ret; | ||
|
||
ret = clk_prepare_enable(hdmi_phy->pll); | ||
if (ret < 0) | ||
return ret; | ||
|
||
hdmi_phy->conf->hdmi_phy_enable_tmds(hdmi_phy); | ||
return 0; | ||
} | ||
|
||
static int mtk_hdmi_phy_power_off(struct phy *phy) | ||
{ | ||
struct mtk_hdmi_phy *hdmi_phy = phy_get_drvdata(phy); | ||
|
||
hdmi_phy->conf->hdmi_phy_disable_tmds(hdmi_phy); | ||
clk_disable_unprepare(hdmi_phy->pll); | ||
|
||
return 0; | ||
} | ||
|
||
static const struct phy_ops * | ||
mtk_hdmi_phy_dev_get_ops(const struct mtk_hdmi_phy *hdmi_phy) | ||
{ | ||
if (hdmi_phy && hdmi_phy->conf && | ||
hdmi_phy->conf->hdmi_phy_enable_tmds && | ||
hdmi_phy->conf->hdmi_phy_disable_tmds) | ||
return &mtk_hdmi_phy_dev_ops; | ||
|
||
dev_err(hdmi_phy->dev, "Failed to get dev ops of phy\n"); | ||
return NULL; | ||
} | ||
|
||
static void mtk_hdmi_phy_clk_get_ops(struct mtk_hdmi_phy *hdmi_phy, | ||
const struct clk_ops **ops) | ||
{ | ||
if (hdmi_phy && hdmi_phy->conf && hdmi_phy->conf->hdmi_phy_clk_ops) | ||
*ops = hdmi_phy->conf->hdmi_phy_clk_ops; | ||
else | ||
dev_err(hdmi_phy->dev, "Failed to get clk ops of phy\n"); | ||
} | ||
|
||
static int mtk_hdmi_phy_probe(struct platform_device *pdev) | ||
{ | ||
struct device *dev = &pdev->dev; | ||
struct mtk_hdmi_phy *hdmi_phy; | ||
struct resource *mem; | ||
struct clk *ref_clk; | ||
const char *ref_clk_name; | ||
struct clk_init_data clk_init = { | ||
.num_parents = 1, | ||
.parent_names = (const char * const *)&ref_clk_name, | ||
.flags = CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, | ||
}; | ||
|
||
struct phy *phy; | ||
struct phy_provider *phy_provider; | ||
int ret; | ||
|
||
hdmi_phy = devm_kzalloc(dev, sizeof(*hdmi_phy), GFP_KERNEL); | ||
if (!hdmi_phy) | ||
return -ENOMEM; | ||
|
||
mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | ||
hdmi_phy->regs = devm_ioremap_resource(dev, mem); | ||
if (IS_ERR(hdmi_phy->regs)) { | ||
ret = PTR_ERR(hdmi_phy->regs); | ||
dev_err(dev, "Failed to get memory resource: %d\n", ret); | ||
return ret; | ||
} | ||
|
||
ref_clk = devm_clk_get(dev, "pll_ref"); | ||
if (IS_ERR(ref_clk)) { | ||
ret = PTR_ERR(ref_clk); | ||
dev_err(&pdev->dev, "Failed to get PLL reference clock: %d\n", | ||
ret); | ||
return ret; | ||
} | ||
ref_clk_name = __clk_get_name(ref_clk); | ||
|
||
ret = of_property_read_string(dev->of_node, "clock-output-names", | ||
&clk_init.name); | ||
if (ret < 0) { | ||
dev_err(dev, "Failed to read clock-output-names: %d\n", ret); | ||
return ret; | ||
} | ||
|
||
hdmi_phy->dev = dev; | ||
hdmi_phy->conf = | ||
(struct mtk_hdmi_phy_conf *)of_device_get_match_data(dev); | ||
mtk_hdmi_phy_clk_get_ops(hdmi_phy, &clk_init.ops); | ||
hdmi_phy->pll_hw.init = &clk_init; | ||
hdmi_phy->pll = devm_clk_register(dev, &hdmi_phy->pll_hw); | ||
if (IS_ERR(hdmi_phy->pll)) { | ||
ret = PTR_ERR(hdmi_phy->pll); | ||
dev_err(dev, "Failed to register PLL: %d\n", ret); | ||
return ret; | ||
} | ||
|
||
ret = of_property_read_u32(dev->of_node, "mediatek,ibias", | ||
&hdmi_phy->ibias); | ||
if (ret < 0) { | ||
dev_err(&pdev->dev, "Failed to get ibias: %d\n", ret); | ||
return ret; | ||
} | ||
|
||
ret = of_property_read_u32(dev->of_node, "mediatek,ibias_up", | ||
&hdmi_phy->ibias_up); | ||
if (ret < 0) { | ||
dev_err(&pdev->dev, "Failed to get ibias up: %d\n", ret); | ||
return ret; | ||
} | ||
|
||
dev_info(dev, "Using default TX DRV impedance: 4.2k/36\n"); | ||
hdmi_phy->drv_imp_clk = 0x30; | ||
hdmi_phy->drv_imp_d2 = 0x30; | ||
hdmi_phy->drv_imp_d1 = 0x30; | ||
hdmi_phy->drv_imp_d0 = 0x30; | ||
|
||
phy = devm_phy_create(dev, NULL, mtk_hdmi_phy_dev_get_ops(hdmi_phy)); | ||
if (IS_ERR(phy)) { | ||
dev_err(dev, "Failed to create HDMI PHY\n"); | ||
return PTR_ERR(phy); | ||
} | ||
phy_set_drvdata(phy, hdmi_phy); | ||
|
||
phy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate); | ||
if (IS_ERR(phy_provider)) { | ||
dev_err(dev, "Failed to register HDMI PHY\n"); | ||
return PTR_ERR(phy_provider); | ||
} | ||
|
||
return of_clk_add_provider(dev->of_node, of_clk_src_simple_get, | ||
hdmi_phy->pll); | ||
} | ||
|
||
static const struct of_device_id mtk_hdmi_phy_match[] = { | ||
{ .compatible = "mediatek,mt8173-hdmi-phy", | ||
.data = &mtk_hdmi_phy_8173_conf, | ||
}, | ||
{}, | ||
}; | ||
|
||
struct platform_driver mtk_hdmi_phy_driver = { | ||
.probe = mtk_hdmi_phy_probe, | ||
.driver = { | ||
.name = "mediatek-hdmi-phy", | ||
.of_match_table = mtk_hdmi_phy_match, | ||
}, | ||
}; | ||
|
||
MODULE_DESCRIPTION("MediaTek HDMI PHY Driver"); | ||
MODULE_LICENSE("GPL v2"); |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,58 @@ | ||
/* SPDX-License-Identifier: GPL-2.0 */ | ||
/* | ||
* Copyright (c) 2018 MediaTek Inc. | ||
* Author: Chunhui Dai <chunhui.dai@mediatek.com> | ||
*/ | ||
|
||
#ifndef _MTK_HDMI_PHY_H | ||
#define _MTK_HDMI_PHY_H | ||
#include <linux/clk.h> | ||
#include <linux/clk-provider.h> | ||
#include <linux/delay.h> | ||
#include <linux/io.h> | ||
#include <linux/mfd/syscon.h> | ||
#include <linux/module.h> | ||
#include <linux/of_device.h> | ||
#include <linux/phy/phy.h> | ||
#include <linux/platform_device.h> | ||
#include <linux/types.h> | ||
|
||
struct mtk_hdmi_phy; | ||
|
||
struct mtk_hdmi_phy_conf { | ||
const struct clk_ops *hdmi_phy_clk_ops; | ||
void (*hdmi_phy_enable_tmds)(struct mtk_hdmi_phy *hdmi_phy); | ||
void (*hdmi_phy_disable_tmds)(struct mtk_hdmi_phy *hdmi_phy); | ||
}; | ||
|
||
struct mtk_hdmi_phy { | ||
void __iomem *regs; | ||
struct device *dev; | ||
struct mtk_hdmi_phy_conf *conf; | ||
struct clk *pll; | ||
struct clk_hw pll_hw; | ||
unsigned long pll_rate; | ||
unsigned char drv_imp_clk; | ||
unsigned char drv_imp_d2; | ||
unsigned char drv_imp_d1; | ||
unsigned char drv_imp_d0; | ||
unsigned int ibias; | ||
unsigned int ibias_up; | ||
}; | ||
|
||
void mtk_hdmi_phy_clear_bits(struct mtk_hdmi_phy *hdmi_phy, u32 offset, | ||
u32 bits); | ||
void mtk_hdmi_phy_set_bits(struct mtk_hdmi_phy *hdmi_phy, u32 offset, | ||
u32 bits); | ||
void mtk_hdmi_phy_mask(struct mtk_hdmi_phy *hdmi_phy, u32 offset, | ||
u32 val, u32 mask); | ||
struct mtk_hdmi_phy *to_mtk_hdmi_phy(struct clk_hw *hw); | ||
long mtk_hdmi_pll_round_rate(struct clk_hw *hw, unsigned long rate, | ||
unsigned long *parent_rate); | ||
unsigned long mtk_hdmi_pll_recalc_rate(struct clk_hw *hw, | ||
unsigned long parent_rate); | ||
|
||
extern struct platform_driver mtk_hdmi_phy_driver; | ||
extern struct mtk_hdmi_phy_conf mtk_hdmi_phy_8173_conf; | ||
|
||
#endif /* _MTK_HDMI_PHY_H */ |
Oops, something went wrong.