Układy Cyfrowe i Systemy Wbudowane 1

Język VHDL

dr inż. Jarosław Sugier Jaroslaw.Sugier@pwr.edu.pl K30W04ND03, pok. 227 C-3

JEEE1076

```
1584, 52,00,0,08,19
-Specytikanja
-Symulacja (was)
```

```
Vjednostki architektury
       Jednostki i architektury
                                               opis withode = Entity + Architecture (3)
 N
           library UNISIM; use UNISIM. VComponents.all;
          entity HalfAdder is

port ( A : in STD_LOGIC;
    B : in STD_LOGIC;
vie
                                                            FOR STD LOGIC ,O'A',U',X',...
recombinia
                         S : out STD_LOGIC;
while
                         C : out STD_LOGIC);
           end entity HalfAdder;
4to
           architecture Structural of HalfAdder is
                XOR gate : XOR2 port map (A, B, S AND_gate : AND2 port map (A, B, C architecture Structure)
                                                          c) Ebolginalinie gra roli
           end architecture Structural;
                                                                60 to parallel
           architecture Dataflow of HalfAdder is
           begin
               S \le A \text{ xor } B;

C \le A \text{ and } B;
                                         F uniwursalme
           end architecture Dataflow;
```

Literatura

- Język VHDL: M. Zwoliński(...) / K. Skahill(...) / IEEE Standard 1076 (PWr!)
- Architektury układów PLD, CPLD: www...; www.xilinx.com
- J. Kalisz "Podstawy elektroniki cyfrowej", WKiŁ
- C. Zieliński "Podstawy projektowania układów cyfrowych", PWN
- J. Pasierbiński, P. Zbysiński "Układy programowalne w praktyce", WKiŁ
- T. Łuba (red.) "Synteza układów cyfrowych", WKiŁ
- · Pong P. Chu "RTL hardware design using VHDL", J. Wiley

```
architecture Behavioral of HalfAdder is
     process ( A, B )
     begin
                                                         ...
--- Mixed in one proces:
process( A, B )
begin
--- Sum
if A /= B then
S <= '1';
else
S <= '0';
end if;
--- Carry
            -- Sum
            if A \neq B then
                 S <= '1';
            else
                  S <= '0';
            end if;
      end process;
     process(A,B)
                                                              end if;
-- Carry
if A = '1' and B = '1' then
    C <= '1';
else
    C <= '0';
end if;</pre>
      begin
-- Carry
            else
                                                          end process;
                 C <= 'O':
            end if;
      end process;
end architecture Behavioral;
```

```
Porty i sygnały: tryby pracy portów

Synteza:

1) in - READ ONLY

2) out - WRITE ONLY

3) inout - bidirectional (3-state buffers, etc.)

4) buffer - "out with read capability"
```

```
Klauzula generic
   entity identifier is
      generic ( parameter_declarations ); -- optional
port ( port declarations ); -- optional
                                         -- optional
        declarations ]
                                         -- optional
   begin
                                             optional
       [ statements ]
   end entity identifier ;
   entity Buf is
      generic ( N : POSITIVE := 8;
                                          -- data width
               Delay : DELAY_LENGTH := 2.5 ns );
      Output : out STD_LOGIC_VECTOR( N-1 downto 0 ) );
    end entity Buf;
```

```
Przypisanie sygnału

y <= x;
y <= (x1 and x2) or x3;

x;
y <= inertial x after 4 ns;
y <= transport x after 4 ns;

-- Domyślnie:
y <= x;
y <= x after 4 ns; <=> y <= inertial x after 0 ns;
y <= x after 4 ns; <>> y <= inertial x after 4 ns;
-- Przypisanie wielokrotne:
y <= '0', '1' after 100 ns, '0' after 120 ns;
-- Np. w opisach sekwencyjnych (powtarzanych w pętlach):
Clk <= '1', '0' after ClkPeriod / 2;
```

```
IS UCiSW I
Przypisanie warunkowe when...else
 entity MUX 4 is
           port( A, B, C, D : in STD_LOGIC;
                  Sel : in STD_LOGIC_VECTOR( 1 downto 0 );
                  Y : out STD_LOGIC );
 end MUX 4;
 architecture Dataflow of MUX 4 is
 begin
      Y <= A when Sel = "00" else
            B when Sel = "01" else
C when Sel = "10" else
                                            ... lub ...
                                           D when Sel = "11" else
            D;
 end Dataflow;
                                           'X';
 UWAGA!
         Y <= '1' when A = '1' and B = '1' else
'0' when A = '0' and B = '0';
WARNING:Xst:737 - Found 1-bit latch for signal <Y>. Latches may be generated
    from incomplete case or if statements. We do not recommend the use of
    latches in FPGA/CPLD designs, as they may lead to timing problems.
```

```
Przypisanie selektywne with ... select

(...)

architecture Dataflow2 of MUX_4 is begin

with Sel select

Y <= A when "00",

B when "01",

C when "10",

D when "11",


'X' when others;
end Dataflow2;


• połączenie opcji (jako OR) - znakiem '|':

with Data ( 2 downto 0 ) select

PE <= '1' when "001" | "010" | "100" | "111",

'0' when others;
```





```
JS UCiSW I
Instrukcja generacji
a) for ... generate
 Np.
 entity FullAdder is
     port ( A, B : in STD LOGIC VECTOR( 7 downto 0 );
            CI : in STD_LOGIC;
             S
                 : out STD_LOGIC_VECTOR( 7 downto 0 );
            CO
                 : out STD_LOGIC);
 end FullAdder;
 architecture Dataflow of FullAdder is
    signal Cint : STD_LOGIC_VECTOR( 8 downto 0 );
 begin
 lb: for i in 0 to 7 generate
         S(i) <= A(i) xor B(i) xor Cint(i);
          Cint(i + 1) \le (A(i) \text{ and } B(i)) \text{ or }
           ( A(i) and Cint(i) ) or ( B(i) and Cint(i) );
     end generate;
     Cint( 0 ) <= CI;
     CO <= Cint(8);
 end Dataflow;
                                                           17
```

```
b) if ... generate

label: if condition generate -- label required block_declarative_items \__ optional begin concurrent_statements end generate label;
```

```
JS UCiSW
Instrukcja procesu
[label:] process [ ( sensitivity_list ) ] [ is ]
              [ declarative items ]
          begin
              sequential_statements
          end process [ label ];
    Np. było:
        process(A, B) is
        begin
            if A /= B then
                S <= '1';
            else
                S <= '0';
            end if;
            end 1r;

if A = '1' and B = '1' then

C <= '1';
            else
            end if:
        end process;
```

```
JS UCiSW
Instrukcje sekwencyjne
  (...)
  Instrukcja wait:
  wait for 10 ns;
                                  -- timeout
  wait until clk = '1';
                                  -- warunek logiczny
  wait until A > B and ( S1 or S2 );
  wait on sig1, sig2;
                                  -- lista wrażliwości
  wait until ... - czeka na zdarzenie, tj. zmianę sygnału (zawsze
                     wstrzyma wykonanie procesu!); jeśli nie o to chodzi
                    to trzeba np. dodać warunek:
      if Busy /= '0' then
         wait until Busy = '0';
      end if:
```

```
[ label: ] if condition1 then
                          statements
elsif condition2 then \_ optional
                                statements
                          else
                                                             \_ optional
                                statements
architecture DF of MUX_4 is
                                                   architecture DF_Eq of MUX_4 is
begin
   gin
Y <= A when Sel = "00" else
B when Sel = "01" else
C when Sel = "10" else
D when Sel = "11" else
                                                      process ( Sel, A, B, C, D )
                                                      begin
  if Sel = "00" then
                                                         Y <= A;
elsif Sel = "01" then
end DF;
                                                        Y <= B;
elsif Sel = "10" then
Y <= C;
elsif Sel = "11" then
                                                              Y <= D;
                                                   end process;
end DF_Eq;
```

```
JS UCiSW 1
        [ label: ] case expression
                        when choice1 =>
                           statements
                        when choice2 => \_ opt.
statements /
                          statements
                        when others => \_ opt. if all choices
statements / covered
                     end case [ label ] ;
architecture DF2 of MUX is
                                    architecture DF2 Eq of MUX 4 is
                                     begin
begin
  with Sel select
                                       process ( Sel, A, B, C, D )
    Y <= A when "00",
B when "01",
C when "10",
                                       begin
                                         case Sel is
  when "00" => Y <= A;</pre>
                                            when "01" => Y <= B;
when "10" => Y <= C;
when "11" => Y <= D;
           D when "11",
          'X'when others;
end DF2;
                                            when others => Y <= 'X';
                                         end case;
                                       end process;
                                     end DF2_Eq;
```

```
IS UCiSW I
Inne instrukcje
Instrukcja null
Np.:
      case (...) is
       (...)
        when others => null;
      end case;
Instrukcja report
 report "Message" [ severity SevLevel ];
type SEVERITY_LEVEL is (NOTE, WARNING, ERROR, FAILURE);
 Np.
    report "Parity bit error" severity WARNING;
Instrukcja assert
 assert boolean_cond [report "Msg"] [severity SevLevel];
       ⇒ Domyślnie: SevLevel = ERROR
Instrukcja return
 Konieczna w funkcjach, opcjonalna w procedurach.
Wywołanie procedury
```

```
JS UCiSW
Sygnały synchroniczne
                                               entity TFF is
  port ( T : in STD_LOGIC;
     Clk : in STD_LOGIC;
entity DFF is
 Q : out STD_LOGIC );
          Q : out STD_LOGIC );
end DFF;
                                                end TFF;
                                               architecture RTL of TFF is
signal Q_int : STD_LOGIC := '0';
architecture RTL of DFF is
begin
  process ( Clk )
begin
if Clk'Event and Clk = '1' then
                                                    in
<= Q_int;
                                                  process ( Clk )
      Q <= D;
                                                  begin
                                                     if Clk'Event and Clk = '1' then
  if T = '1' then
   Q_int <= not Q_int;</pre>
    end if;
  end process;
end architecture;
                                                       end if:
                                                  end process;
                                                 end architecture;

    Pakiet STD_LOGIC_1164:

   function rising_edge (signal s : STD_ULOGIC) return BOOLEAN;
function falling_edge (signal s : STD_ULOGIC) return BOOLEAN;
   if Clk'Event and Clk = '1' then... => if rising_edge(Clk) then..
```

```
Clock Enable (~FDE):

entity DFF_E is
   port(D : in STD_LOGIC;
        CE : in STD_LOGIC;
        Q : out STD_LOGIC;
        Q : out STD_LOGIC);
end DFF_E;
architecture RTL of DFF_E is
begin
   process (Clk)
begin
   if rising_edge(Clk) then
        if CE = '1' then
        Q <= D;
        end if;
end if;
end process;
end architecture;
```

```
Asynchronous Clear + Enable: (FDCE) Synchronous Reset + Enable: (FDRE)
entity DFF_CE is
                                      entity DFF_RE is
 port( D : in STD_LOGIC;
                                        port( D : in STD_LOGIC;
        Clr : in STD_LOGIC;
CE : in STD_LOGIC;
                                               Rst: in STD_LOGIC;
CE: in STD_LOGIC;
         Clk : in STD_LOGIC;
                                               Clk : in STD_LOGIC;
Q : out STD_LOGIC );
end DFF_CE;
                                               0
                                                   : out STD LOGIC );
                                      end DFF_RE;
architecture RTL of DFF CE is
                                      architecture RTL of DFF RE is
begin
                                      begin
  process ( Clk, Clr )
                                         process ( Clk )
  begin
                                         begin
    if Clr = '1' then
Q <= '0';
                                           if rising_edge( Clk ) then
  if Rst = '1' then
   Q <= '0';</pre>
    elsif rising_edge(Clk) then
                                             elsif CE = '1' then
      if CE = '1' then
        Q <= D;
                                              Q <= D;
       end if;
                                             end if;
    end if;
                                           end if;
  end process;
                                         end process;
end architecture;
                                      end architecture;
                                                                        27
```

```
ERROR:Xst:827: Signal Q cannot be synthesized, bad synchronous description (...)
process ( Clk, Clr )
begin
if Clr = '1' then
  Q <= '0';
end if;
if rising edge (Clk) then
if CE = '1' then</pre>
                                                                                                                        process ( Clk, Clr )
begin
  if rising_edge(Clk) then
  if CE = 'l' then
      Q <= D;
  end if;
  elsif Clr = 'l' then</pre>
                                                                                                                           ERROR: bad synchronous descr.!
                FDCE OK
                                                               ERROR: bad synchronous descr.!
                                                                                                                                            (FDEC?)
                                                                               (FDEC?)
 ⇒ Symulacja behawioralna nie widzi problemu
                                                                                                                         process ( Clk )
begin
process ( Clk )
                                                                                                                          pegin
   if rising_edge( Clk ) then
        if CE = '1' then
        Q <= D;
   end if;
   if Rst = '1' then
        Q <= '0';
   end if;
end if;</pre>
   egin
if rising_edge(Clk) then
if Rst = '1' then
Q <= '0';
elsif CE = '1' then
Q <= D;</pre>
                                                               egin
if rising_edge(Clk) then
if Rst = '1' then
Q <= '0';</pre>
                                                                   Q <= '0';
end if;
if CE = '1' then
 Q <= D
end if;
end if;
end process;</pre>
                                                             end process;
                                                                                                                           nd process
                   FDRE OK
                                                                     Synthesizable to ~FDER,
                                                                                                                                 Synthesizable to FDRE,
                                                                         not recommended
                                                                                                                                            bad style!
```


```
Rejestr przesuwny:

entity SReg8b is
    port ( Din : in STD_LOGIC;
        Clk : in STD_LOGIC;
        Q : out STD_LOGIC_VECTOR( 7 downto 0 ) );

end SReg8b;

architecture RTL of SReg8b is
    signal iQ : STD_LOGIC_VECTOR( 7 downto 0 );

begin
    Q <= iQ;
    process ( Clk )
    begin
    if rising_edge( Clk ) then
        iQ( 7 downto 0 ) <= iQ( 6 downto 0 ) & Din;
    end if;
    end process;
end architecture;
```



```
JS UCiSW
Licznik binarny z asynchronicznym kasowaniem:
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity counters_1 is
   port(C, CLR : in STD_LOGIC;
        Q : out STD_LOGIC_VECTOR(3 downto 0));
end counters_1;
architecture archi of counters_1 is
   signal tmp: UNSIGNED(3 downto 0); -
   process ( C, CLR )
      if CLR = '1' then
tmp <= "0000";
      elsif rising_edge( C ) then
tmp <= tmp + 1;</pre>
       end if;
   end process;
   Q <= STD_LOGIC_VECTOR( tmp );
```

```
Licznik modulo (z zerowaniem i sygnałem zezwalającym):

(...)

process ( Clk )

begin

if rising_edge( Clk ) then

if Rst = '1' then

tmp <= "0000";

elsif CE = '1' then

if tmp = "1001" then

tmp <= "0000";

else

tmp <= tmp + 1;

end if;
end if;
end of;
end process;

(...)
```

```
Licznik ładowalny (asynchronicznie):
                                       Licznik rewersyjny:
process ( Clk, ALOAD, D )
                                       process ( Clk, CLR )
begin
                                       begin
 if ALOAD = '1' then
                                         if CLR = '1' then
                                           tmp <= "0000";
    tmp <= D;
                                         elsif rising_edge( Clk ) then
  \textbf{elsif} \ \texttt{rising\_edge} \, ( \ \texttt{Clk} \ ) \ \textbf{then}
                                           if UP_DOWN = '1' then
    tmp <= tmp + 1;
  end if;
                                             tmp <= tmp + 1;
end process;
                                           else
                                             tmp <= tmp - 1;
                                           end if;
                                         end if;
                                       end process;
```

```
Zatrzask:

entity latches_1 is
    port(G, D : in std_logic;
    Q : out std_logic);
end latches_1;
architecture archi of latches_1 is
begin
    process (G, D)
    begin
    if (G='1') then
    Q <= D;
    end if;
end process;
end archi;

Zero when G = '1';

Q <= D when G = '1';
```

```
Zatrzask z asynchronicznym kasowaniem:


architecture archi of latches_2 is begin
    process (CLR, D, G)
    begin
    if (CLR='1') then
        Q <= '0';
    elsif (G='1') then
        Q <= D;
    end if;
    end process;
end archi;


Q <= '0' when CLR = '1' else
        D when G = '1';
```


```
Bufor trójstanowy:

entity three_st_2 is
    port(T : in std_logic;
        I : in std_logic;
        O : out std_logic);
end three_st_2;

architecture archi of three_st_2 is
begin
    O <= I when (T='0') else 'Z';
end archi;
```







```
Opisy dla symulacji

Przykład 1: Nadawanie bajtu do odbiornika RS-232 (UUT: port in RS_RX)

entity Tbw_RS232_RX is
end Tbw_RS232_RX;

architecture Simulation of Tbw_RS232_RX is

component RS_RCEIVER
port ... );
end component;

RS_RX : in STD_LOGIC;
... );
end component;

signal RS_RX : STD_LOGIC := '0';
constant Clk_Period : DELAY_LENGTH := 1 us / 50; -- e.g. 50MHz

(...)

begin

-- Instantiate the Unit Under Test (UUT)
uut: RS_RCEIVER port map (
...
RS_RX => RS_RX,
...);

Reset <= '0';
Clk_XT <= not Clk_XT after Clk_Period / 2;
(...)
```

```
JS UCiSW 1
Opisy dla symulacji
Przykład 1: Nadawanie bajtu do portu RS-232 (UUT: port in RS_RX)
-- Stimula for the RS RX input:
  procedure RS Transm( Byte : STD LOGIC VECTOR( 7 downto 0 ); Bod : POSITIVE ) is
    variable Frame : STD_LOGIC_VECTOR( 9 downto 0 ) := '1' & Byte & '0';
    for i in 0 to 9 loop
       RS_RX <= Frame( i );
wait for 1 sec / Bod;</pre>
    end loop;
                             Idle Start b0 b1 b2 b3 b4 b5 b6 b7 Stop
begin
  RS RX <= '1';
  wait for 1.5 us;
  RS_Transm( X"F0", 115200 );
  wait for 2 * 1 sec / 115200; -- the line is idle for e.g. two bits
  RS Transm( X"71", 115200 );
         - will wait forever
  wait; -
end process;
(...)
```

```
Przykład 2: Odbiór bajtu z nadajnika RS-232 (UUT: port out RS TX)
                                                                                                        JS UCiSW 1
                                                                                     RS232 TX
                                                                                                        RS_TX
   constant Bod : POSITIVE := 115200;
constant BitTime : DELAY_LENGTH := 1 sec / Bod;
variable Byte : STD_LOGIC_VECTOR( 7 downto 0 );
begin
                                          Idle Start b0 b1 b2 b3 b4 b5 b6 b7 Stop
    loop
        wait until falling_edge( RS_TX );
        wait for BitTime / 2;
next when RS_TX /= '0'; -- false
report "RS232 TX: start BIT detected";
                                                    -- false start bit
        for i in 0 to 7 loop
         wait for BitTime;
Byte(i) := RS TX;
        Byte(1, -- -- -- -- -- end loop;
end loop;
report "RS232 TX: received " &
    INTEGER'Image( to_integer( UNSIGNED( Byte ) ) ); -- in decimal :(
        wait for BitTime;
assert RS_TX = '1' report "RS232 TX WARNING: invalid stop bit"
                                                                                          severity WARNING;
   end loop;
end process;
                                                                                                                   42
```

```
Przykład 3: Nadawanie bajtów do portu PS/2 (UUT: PS2_Data, PS2_C1k) JS UCiSW
process
  procedure TransmPS2( Byte : STD_LOGIC_VECTOR( 7 downto 0 ) ) is
      variable Frame : STD_LOGIC_VECTOR( 10 downto 0 ) := "11" & Byte & '0';
   begin
          Parity calculation
      for i in 0 to 7 loop
  Frame(9) := Frame(9) xor Byte(i);
end loop;
        - Transmission of the frame; Freq.Clk = 10kHz (Tclk = 100 us)
      Framsmission of the frame, Freq.c for i in 0 to 10 loop

PS2_Data <= Frame( i );

wait for 5 us;

PS2_C1k <= '0', '1' after 50 us;

wait for 95 us; -- 100us per loop
                                                                                       PS2 RX
                                                               PS2 Clk
                                                                                       PS2_CIK
   end loop;
end procedure;
                                                                                      PS2 Data DO Rds
                                                              PS2_Data
begin
    PS2_Data <= '1';</pre>
   PS2
   PS2_C1k <= '1';
wait for 15 us;
                                   DATA: Idle \Start \b0 \b1 \b2 \b3 \b4 \b5 \b6 \b7 \Parity \Stop
   TransmPS2( X"F0" );
wait for 200 us;
                                                    CLOCK:
 TransmPS2( X"81" );
wait; -- will wait forever
and process;
                                                                                                           43
```

```
JS UCiSW
Pakiet STANDARD
type INTEGER is range --usually typical INTEGER-- ;
subtype NATURAL is INTEGER range 0 to INTEGER'HIGH;
subtype POSITIVE is INTEGER range 1 to INTEGER'HIGH;
type REAL is range --usually double precision f.p.-- ;
type BOOLEAN is (FALSE, TRUE);
type CHARACTER is ( --256 characters-- );
type STRING is array (POSITIVE range <>) of CHARACTER;
type BIT is ('0', '1');
type TIME is range --implementation defined -- ;
  units
                       -- femtosecond
      fs;
      ps = 1000 fs; -- picosecond
ns = 1000 ps; -- nanosecond
      us = 1000 ns; -- microsecond
      ms = 1000 us; -- millisecond
      sec = 1000 ms; -- second
      min = 60 sec; -- minute
      hr = 60 \text{ min; } -- \text{ hour}
   end units;
subtype DELAY_LENGTH is TIME range 0 fs to TIME'HIGH;
```

```
JS UCiSW 1
Operatory
                                       numeric ** integer,
                                                                     result numeric
          exponentiation,
abs
         absolute value,
                                       abs numeric,
                                                                     result numeric
                                       not logic or boolean, result same
                                       numeric * numeric,
         multiplication,
                                                                     result numeric
                                       numeric / numeric,
integer mod integer,
integer rem integer,
         division,
                                                                     result numeric result integer
          modulo,
mod
         remainder,
rem
                                                                     result integer
         unary plus.
                                       + numeric.
                                                                     result numeric
         unary minus,
                                                                     result numeric
                                      numeric + numeric,
numeric - numeric,
array or element,
                                                                     result numeric
result numeric
result array
          addition.
         concatenation,
                                                                                             45
```

```
JS UCiSW 1
                                                    log. array sll integer,
log. array srl integer,
log. array sla integer,
log. array sra integer,
log. array rol integer,
             shift left logical,
                                                                                                          result same
sll
             shift right log.,
shift left arith.,
shift right arith.,
rotate left,
                                                                                                          result same
srl
sla
                                                                                                          result same
                                                                                                          result same
result same
ror
             rotate right.
                                                     log. array ror integer,
                                                                                                          result same
             equality,
                                                                                            result boolean
             inequality, less than,
                                                                                             result boolean result boolean
<=
             less than or equal,
                                                                                            result boolean
             greater than, greater than or equal,
                                                                                             result boolean
                                                                                             result boolean
             logical and,
                                                    log. array or boolean,
                                                                                                          result same
and
                                                    log. array or boolean,
             logical or, logical nand,
                                                                                                          result same
or
nand
                                                                                                          result same
             logical nor,
logical xor,
                                                                                                          result same
result same
nor
xnor
             logical xnor,
                                                                                                          result same
```

```
IS UCiSW 1
Pakiet STD_LOGIC_1164
library IEEE;
use IEEE.STD_LOGIC_1164.all;
type STD ULOGIC is ( 'U', -- Uninitialized
                     'X', -- Forcing Unknown
                     '0', -- Forcing
                                      0
         U!
                     'Z',
                           -- High Impedance
                     'W', -- Weak
                                       Unknown
                           -- Weak 1
-- Don't care
                      'H',
type STD_ULOGIC_VECTOR is array ( NATURAL range <> )
                                                            of
STD_ULOGIC;
                                                               47
```

JS UCiSW 1

51

```
JS UCiSW 1
  - Obligatory explicit type conversions:
std_l_vec <= STD_LOGIC_VECTOR( unsigned | signed );</pre>
unsigned <= UNSIGNED ( std l vec );
signed
       <= SIGNED ( std l vec );
-- Conversion from/to integer types:
unsigned <= TO_UNSIGNED( 128, 8 ); -- value, vector_size
signed <= TO_SIGNED( -7, 8 );
std_l_vec <= STD_LOGIC_VECTOR( TO_UNSIGNED( 1076, 32 ) );</pre>
        <= TO INTEGER( unsigned | signed );
int
        <= TO_INTEGER( (UN)SIGNED( std_l_vec ) );</pre>
int
-- Carry out in additions
Result_8b <= Arg1_8b + Arg2_8b;</pre>
                                      -- carry out is lost
Result_9b <= ('0' & Arg1_8b) + ('0' & Arg2_8b);
Carry_Out <= Result_9b( 8 );
                                    -- OK
-- Note: Result_9b <= Arg1_8b + Arg2_8b will not work!
```

```
IS UCiSW I
Atrybuty
                 NamedEntity'AttrName[(ParameterList)]
Atrybuty wektorów / typów wektorowych
A ' LEFT is the leftmost idx of array A or constrained array type.
\hbox{\tt A'RIGHT} \quad \text{is the rightmost idx of array A or constrained array type.}
  type bit_array is array (-15 to 15) of bit;
  variable L: INTEGER := bit_array'Left; -- L has a value of -15
  for i in some_vector'left to some_vector'left + 4 loop
     . . . browse the first 5 elements . .
A'HIGH is the highest idx of array A or constrained array type.
A'LOW
           is the lowest idx of array A or constrained array type.
    variable H: INTEGER := bit_array'High; -- H has a value of 15
A'LENGTH is the integer value of the number of elements in array A.
    variable LEN: INTEGER := bit_array'Length -- LEN has a value of 31
A'RANGE is the range A'LEFT to A'RIGHT or A'LEFT downto A'RIGHT.
     for i in some_vector'Range loop
        . . . browse all elements . . .
```

```
IS UCiSW I
A'REVERSE RANGE is the range of A with to and downto reversed.
A'ASCENDING
                       is boolean true if range of A defined with to.
Atrybuty typów
T'LEFT
               is the leftmost value of type T (largest if downto)
T'RIGHT
               is the rightmost value of type T (smallest if downto)
     variable V: INTEGER := INTEGER'Left; -- value of -2,147,483,648
T'HTGH
               is the highest value of type T.
T'IOW
               is the lowest value of type T.
    variable V: REAL := REAL'High; -- 1.701411e+308
\mathtt{T} ' POS (X) is (zero-based) integer position of X in the discrete type T.
  type state_type is (Init, Hold, Strobe, Read, Idle);
variable P: integer := state_type'Pos( Hold ); -- va
                                                              -- value of 1
  -- State number to the out port (synthesizable by XST!)
DbgOutput <= to_unsigned( state_type'Pos( state ), 3 );
\mathtt{T} 'VAL (X) is the value of discrete type T at integer position X.
  variable V: state type := state type'Val( 2 ); -- value of Strobe
```

```
JS UCiSW
T'PRED(X)
               is the value of discrete type T that is the predecessor of X.
               is the value of discrete type T that is the successor of X.
T'SUCC(X)
  variable V: state type := state type'Succ(Init); -- value of Hold
T'LEFTOF (X) is the value of discrete type T that is left of X.
T'RIGHTOF (X) is the value of discrete type T that is right of X.
             -- Different from 'Pred / 'Succ only in a subtype
             -- which changed order of the base type
T'ASCENDING is boolean true if range of T defined with to
T'IMAGE (X) is a string representation of X that is of type T.
 report INTEGER'Image( to_integer( unsigned( slv ) ) );
T 'VALUE (X) is a value of type T converted from the string X.
  constant Pi: REAL := REAL'Value( "3.141" );
T'BASE
           is the base type of type T
  POSITIVE'Base'Left -- INTEGER'Left or -2,147,483,648
```

```
Np. 1) Konwersja STRING na literał bitowy
 constant slvHello : STD LOGIC VECTOR(39 downto 0)
                                     := X"48_65_6C_6C_6F"; -- "Hello"
Albo:
  function string_to_slv( S : STRING ) return STD_LOGIC_VECTOR is
    constant strLength : NATURAL := S'Length;
    constant Snorm : STRING( 1 to strLength ) := S;
    variable Result: STD LOGIC VECTOR(strLength * 8 - 1 downto 0);
 begin
    for i in 0 to strLength - 1 loop
       Result(i * 8 + 7 downto i * 8) :=
          STD LOGIC VECTOR( to unsigned(
                           CHARACTER'Pos( Snorm(strLength - i) ), 8) );
    return Result;
 end function;
constant slvHello : STD_LOGIC_VECTOR :=
                                      string_to_slv( "Hello" );
```

```
JS UCiSW 1
Np. 2) Konwersja slv Hex na slv ASCII
                                      X''0123A'' \rightarrow X''30_31_32_33_41''
function slvHex_to_slvASCII( slvHex : STD_LOGIC_VECTOR )
     return STD_LOGIC_VECTOR is constant NoDigits : INTEGER := slvHex'Length / 4;
     variable Hex : STD_LOGIC_VECTOR( 3 downto 0);
variable ASCII : STD_LOGIC_VECTOR( 7 downto 0);
variable slvASCII : STD_LOGIC_VECTOR(NoDigits * 8 - 1 downto 0);
begin
     for i in 0 to NoDigits - 1 loop
   Hex := slvHex(i * 4 + 3 downto i * 4);
          Hex := slvHex(i *
case Hex is
when X"A" =>
                                                ASCIT := X"41":
                when X"A" => ASCII := X"41";
    -- STD_LOGIC_VECTOR( to_unsigned( Character'POS('A') ) );
when X"B" => ASCII := X"42";
when X"C" => ASCII := X"43";
when X"D" => ASCII := X"44";
when X"B" => ASCII := X"45";
when X"F" => ASCII := X"46";
when X"F" => ASCII := X"46";
when others => ASCII := X"3" & Hex; -- '0'...'9'
descent
           end case;
           slvASCII(i * 8 + 7 downto i * 8) := ASCII:
     end loop;
return slvASCII;
end function:
                                                                                                                                        57
```

```
JS UCiSW 1
Atrybuty objektów
E'SIMPLE NAME
                       is a string containing the name of entity E.
\hbox{${\tt E'INSTANCE\_NAME}$ is a string containing the design hierarchy including $E$}.
E'PATH_NAME
                      is a string containing the design hierarchy of E to design root.
Atrybuty sygnałów (na potem)
S'EVENT
                       true if signal S has had an event this simulation cycle.
S'STABLE
                       signal: true if no event is occurring on signal S.
S'STABLE(t)
                       signal: true if no even has occurred on signal S for t units of time.
S'ACTIVE
                       true if signal S is active during current simulation cycle.
                       signal: true if S is quiet. (no event this simulation cycle)
S'OUTET
S'OUIET(t)
                       signal: true if S has been quiet for t units of time.
S'TRANSACTION
                       bit signal, the inverse of previous value each cycle S is active.
S'LAST_EVENT
                       the time since the last event on signal S.
S'LAST_ACTIVE
                       the time since signal S was last active.
S'LAST VALUE
                       the previous value of signal S.
S'DELAYED(t)
                       signal: the value of S at time now - t.
S'DRIVING
                       true if the process is driving S.
S'DRIVING_VALUE is the current driving value of signal S in the process.
```

```
Atrybuty definiowane przez użytkownika

-- Declaration:
attribute Name : AutributeType;
-- Application:
attribute Name of ObjectName : ObjectClass is Value;

ObjectClass = signal | type | function | architecture | ...

Np.

Rozpoznawany przez XST atrybut ustalający kodowanie dowolnego typu wyliczeniowego:
type statetype is (ST0, ST1, ST2, ST3);
attribute enum_encoding : STRING;
attribute enum_encoding of statetype : type is "001 010 100 111";
```

```
IS UCiSW 1
Cykle symulacji
                                           architecture DFlow of Ex1 is
  entity Ex1 is
                                             signal S : STD_LOGIC;
                                           begin
  S <= A or B;
  Y <= C xor S;
end architecture;</pre>
      A, B, C : in STD_LOGIC;
Y : out STD_LOGIC );
  end entity;
Testbench:
entity tbw_Ex1 is
end tbw Ex1;
architecture behavior of tbw_Ex1 is
    component Ex1
                                                signal Y : STD LOGIC;
    port (
          A : in STD_LOGIC;
                                               begin
          B : in STD_LOGIC;
                                                   uut: Ex1 port map (
          C : in STD_LOGIC;
                                                            A => A,
                                                            B => B.
          Y : out STD LOGIC
                                                            C => C,
         );
     end component;
                                                         ):
   signal A : STD_LOGIC := '0';
signal B : STD_LOGIC := '0';
signal C : STD_LOGIC := '0';
                                                   A <= '1' after 10 ns;
                                                end;
                                                                                        60
```

```
Cykle symulacji
                                                                                                           JS UCiSW
        eimal A ·
                       STD_LOGIC := '0';
                                                                   A <= '1' after 10 ns;
        signal B : STD_LOGIC := '0';
       signal C : STD LOGIC := '0';
                                                                    S <= A or B;
Y <= C xor S;</pre>
       signal Y : STD_LOGIC;
                         A B C S Y
0 0 0 U U
  Init:
                                                    Wykonanie przypisań:
                                                    "Nykonanic prepristing" A <= (...): transakcja '1'/10 ns \rightarrow POW_A S <= (...): transakcja '0'/ 0 ns \rightarrow POW_S Y <= (...): transakcja 'U'/ 0 ns \rightarrow POW_Y
  Cykle:
                                                    (a) S \leftarrow 0 (Event), Y \leftarrow U (Active)
(b) Y <= (...): transakcja '0' / 0 ns \rightarrow POW Y
   Ons
                         0 0 0 0 U
                                                     (a) Y \leftarrow 0 (Event)
   Ons + \Delta
                         0 0 0 0 0
                                                    (b) null
                                                     (a) A ← 1 (Event)
  10ns
                         1 0 0 0 0
                                                     (b) S <= (...): transakcja '1'/10 ns \rightarrow POW_S
  10ns + \Delta
                                                     (b) Y <= (...): transakcja '1'/10 ns \rightarrow POW_Y
                         1 0 0 1 0
                                                    (a) Y ← 1 (Event)
  10ns + 2\Delta
                         1 0 0 1 1
                                                     (b) null
                                        (KONIEC)
                                                                                                                      61
```

```
JS UCiSW
process ( Clk )
begin
  if rising_edge(Clk) then
     Q0 <= Din;
     Q1 <= Q0;
  end if;
end process
   Cykl
              Clk Din Q0 Q1 Opis:
    (...)
              '0' '1' '0' '0'
   10ns
                                      (a) Clk ← 1
                                     (a) Clk ← 1
(b) Clk'Event, wykonanie procesu: trans. '1'/10ns → POW_Q0, trans. '0'/10ns → POW_Q1
              '1' '1' '0' '0'
                                      (a) Q0 \leftarrow 1, Q1 \leftarrow 0
10ns + \Delta
              '1' '1' '1' '0' (b) Q0'event, Q1 tylko active
                                                     (koniec)
process ( Clk, Din, Q0, Q1 )...?
              (a) Q0 \leftarrow 1, Q1 \leftarrow 0 '1' '1' '1' '0' (b) Q0'Event, wykonanie procesu: warunek if niespełniony
10ns + \Delta
                                                   (koniec)
```


```
JS UCiSW 1
Atrybuty sygnałów
S'EVENT
                        true if signal S has had an event this simulation cycle.
SISTABLE
                        signal: true if no event is occurring on signal S.
S'STABLE(t)
                         signal: true if no even has occurred on signal S for t units of time.
S'ACTIVE
                        true if signal S is active during current simulation cycle.
S'QUIET
                         signal: true if S is quiet. (no transaction this simulation cycle)
S'QUIET(t)
                         signal: true if S has been quiet for t units of time.
S'TRANSACTION
                        BIT signal, the inverse of previous value each cycle S is active.
S'LAST EVENT
                        the time since the last event on signal S.
S'LAST_ACTIVE
                        the time since signal S was last active.
S'LAST_VALUE
                        the previous value of signal S.
                        signal: the value of S at time now - t .
S'DELAYED(t)
t = 0 \implies time is delta
Within a process driving S:
                       true if the process is driving S.
S'DRIVING
S'DRIVING VALUE current driving value of signal S in the process.
```

```
Przykłady

1) Funkcja rising_edge ():
function rising_edge (signal s : STD_ULOGIC) return BOOLEAN is
begin
return (s'EVENT and (To_X01(s) = '1') and
(To_X01(s'LAST_VALUE) = '0'));
end;
gdzie

CONSTANT cvt_to_x01 : logic_x01_table :=
--'U' 'x' '0' '1' '2' 'W' 'L' 'H' '-'
( 'x', 'x', '0', '1', 'x', 'x', '0', '1', 'x');

2) Wykrycie trwającego co najmniej 100 µs stanu zerowego na linii PS2_C1k:
wait until PS2_C1k'DELAYED'LAST_EVENT > 100 us and
PS2_C1k'LAST_VALUE = '0';
```



```
IS UCiSW I
Projekt
Moduł transkodujący otrzymany bajt na dwa znaki ASCII
                                                                                         FSM_SendByte
                                                                                         NDI
                                                                                                           DO
                                                                                                      DORdy
                                                                                           Busy
                                                                                                      TxBus
                                                                                         Clk
 entity FSM_SendByte is
port (Clk: in STD_LOGIC;
Reset: in STD_LOGIC;
DI: in STD_LOGIC (7 downto 0);
DIRdy: in STD_LOGIC;
TXBusy: in STD_LOGIC;
DO: out STD_LOGIC;
DORdy: out STD_LOGIC;
Busy: out STD_LOGIC;
Busy: out STD_LOGIC;
Busy: out STD_LOGIC);
end FSM_SendByte;
  end FSM SendByte;
  architecture RTL of FSM_SendByte is
       type state_type is ( sReset, sReady, sWaitH, sSendH,
                                                                                     sWaitL, sSendL );
      signal State, NextState : state_type;
signal regDI : STD_LOGIC_VECTOR (7 downto 0);
signal HalfByte : STD_LOGIC_VECTOR (3 downto 0);
```

```
JS UCiSW
begin
                                                              when sReady =>
if DIRdy = '1' then
  NextState <= sWaitH;
end if;</pre>
  -- FSM: State register process ( Clk )
  begin
     if rising_edge(Clk) then
  if Reset = '1' then
    State <= sReset;</pre>
                                                              when sWaitH =>
                                                                 if TxBusy = '0' then
  NextState <= sSendH;</pre>
          State <= NextState;
                                                                 end if:
        end if;
     end if:
                                                              when sSendH =>
  end process;
                                                                 NextState <= sWaitL;
     - FSM: Next state decoding
                                                              when sWaitL =>
  process ( State, DIRdy, TxBusy )
                                                                 if TxBusy = '0' then
NextState <= sSendL;</pre>
  begin
                                                                 end if;
     NextState <= State; -- default
                                                              when sSendL =>
  NextState <= sReady;</pre>
     case State is
        when sReset =>
  NextState <= sReady;</pre>
                                                           end case;
                                                        end process;
                                                     (...)
                                                                                                     67
```

```
(...)

--...transcoding X"0" - X"F" to ASCII '0'-'F'

with HalfByte select

D0 < X"30" when "0000",

X"31" when "0010",

X"32" when "0011",

X"33" when "0101",

X"36" when "0100",

X"35" when "0101",

X"36" when "0100",

X"37" when "0111",

X"38" when "1000",

X"39" when "1001",

X"39" when "1100",

X"41" when "1010",

X"44" when "1101",

X"45" when "1110",

X"45" when "1110",

X"45" when "1110",

X"46" when others;

end RTL;

Nie próbować opisać wszystkiego w jednym procesie

> Każdy sygnał przypisywany w osobnej instrukcji współbieżnej, np. 1 proces / 1 sygnał

> Unikać długich opisów sekwencyjnych, w tym wielokrotnego przypisywania sygnału podczas jednego wykonania procesu

> Jeśli sygnał ma pamiętać swój stan ⇒ rising_edge ( Clk ), bo inaczej będą zatrzaski 69
```

```
JS UCiSW 1
Testbench
 entity Test_vhd is
end Test_vhd;
 architecture behavior of Test_vhd is
     -- component Declaration for the Unit Under Test (UUT)
     component FSM SendByte
    port(
       Clk : in STD_LOGIC;
Reset : in STD_LOGIC;
DI : in STD_LOGIC_VECTOR(7 downto 0);
                                                                                     ⊰√DI
                                                                                                     DO
                                                                                                 DORdy
                                                                                        Busv
                                                                                                 TxBus
       DIRdy : in STD_LOGIC;
TxBusy : in STD_LOGIC;
DO : out STD_LOGIC_VECTOR(7 downto 0);
                                                                                       Reset
                                                                                     CIK
        DORdy : out STD LOGIC;
        Busy : out STD_LOGIC
     end component;
     --Inputs
    --Inputs
signal Clk: STD_LOGIC:='0';
signal Reset: STD_LOGIC:='0';
signal DRdy: STD_LOGIC:='0';
signal TRdsy: STD_LOGIC:='0';
signal TRdsy: STD_LOGIC:='0';
signal DI: STD_LOGIC_VECTOR(7 downto 0):= (others=>'0');
```

```
--Outputs
signal D0: STD_LOGIC_VECTOR(7 downto 0);
signal DORdy: STD_LOGIC;
signal Busy: STD_LOGIC;
-- AUX
constant Tclk: TIME:= 1 us / 50; -- MHz

begin
-- Instantiate the Unit Under Test (UUT)
uut: FSM_SendByte port map(
Clk => Clk,
Reset => Reset,
DI => DI,
DIRdy => DIRdy,
TXBusy => TXBusy,
DO => DO,
DORdy => DORdy,
Busy => Busy
);
-- Global clock 50MHz
Clk <= not Clk after Tclk / 2;
-- Reset
Reset <= '1' after 100 ns, '0' after 100 ns + Tclk;
```

```
IS UCiSW I
 - Byte source
process
 constant arrBytes : typeByteArray
                             := ( X"10", X"20", X"3A", X"4F" );
begin
 wait for 200 ns;
 for i in arrBytes'RANGE loop
  if Busy = '1' then
    wait until Busy = '0';
   end if;
   wait for 7.1 * Tclk;
                        -- .1 to avoid rising_edge Clk
   DI <= arrBytes( i );
DIRdy <= '1';
wait for Tclk;
   DIRdy <= '0';
  end loop;
 wait; -- forever
end process;
                                                             72
```

```
-- ASCII sink
process
begin
loop
wait until rising_edge( Clk ) and DORdy = '1';
TxBusy <= '1';
wait for 11.1 * Tclk; -- e.g. 11.1 * Tclk
TxBusy <= '0';
end loop;
end process;
end architecture;
```

13