Skip to content

大二上计组实验,包含32位mips指令集单周期CPU,多周期CPU,五级流水线(支持旁路与硬件级阻塞)CPU以及mips指令汇编器

License

Notifications You must be signed in to change notification settings

xiezhhh/SYSU_computer

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

11 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SYSU_计算机组成原理实验

包含32位mips指令集单周期CPU,多周期CPU,五级流水线(支持旁路与硬件级阻塞)CPU以及mips指令汇编器

代码仅供参考,可以的话还是建议自行从头开始实现CPU,对原理与流程的了解帮助很大.(PS:流水线CPU属于娱乐性质,无实验报告,数据通路图仅供参考,与具体实现有较大出入)

About

大二上计组实验,包含32位mips指令集单周期CPU,多周期CPU,五级流水线(支持旁路与硬件级阻塞)CPU以及mips指令汇编器

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Languages