-
Notifications
You must be signed in to change notification settings - Fork 0
/
system.v
346 lines (313 loc) · 7.17 KB
/
system.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
`timescale 1ns / 1ps
`define USE_VGA // comment out to use LEDs
//`define USE_DMA // Comment out to use sound, uncomment to use DMA
//////////////////////////////////////////////////////////////////////////////////
// Company: University of Utah
// Engineer: Ashton Snelgrove, William Graham, Jacob Sander, Matthew Steadman
//
// Design Name: System
// Module Name: system
// Project Name: CS3710
// Description: Top level module, responsible for interconnecting all the system
// parts together.
//////////////////////////////////////////////////////////////////////////////////
module system
#(
parameter SF_D_WIDTH = 8
)
(
input clk,
input rst_btn,
//game/user input
input data,
output latch,
output pulse,
input sensor,
input trigger,
// VGA
output bright, hsync, vsync,
`ifdef USE_VGA
output [7:0] R, G, B,
`else
// LEDs
output [7:0] led_out,
`endif
output vga_dac_clk,
// physical switches
input [7:0] switches,
// rotary encoder
input rot_a,
input rot_b,
// StrataFlash ROM
input [SF_D_WIDTH-1:0] SF_D,
output [23:0] SF_A,
output SF_CE0,
output SF_OE,
output SF_WE,
output SF_BYTE,
// Onboard vga
output VGA_RED, VGA_GREEN, VGA_BLUE,
output VGA_HSYNC, VGA_VSYNC,
// SPI
output MOSI,
output DAC_cs,
output SCK,
output DAC_CLR
);
`ifndef USE_VGA
wire [7:0] R, G, B;
`endif
// Reset button. All modules use active low reset
// Button is active high, just invert.
wire rst;
assign rst = !rst_btn;
// VGA wires
wire hbright;
wire vbright;
wire [9:0] x, y;
wire line_start;
wire vlookahead;
// processor
wire [15:0] memdata;
wire [15:0] instruction;
wire proc_en;
wire [15:0] pcaddr;
wire [15:0] proc_writedata;
wire [15:0] proc_memaddr;
wire proc_memwrite;
// Memory wires
wire [15:0] writedata;
wire [15:0] memaddr;
wire memwrite;
// GPU wires
wire palette_memenable;
wire [15:0] palette_memdata;
wire [9:0] palette_addr;
wire sprite_memenable;
wire [15:0] sprite_memdata;
wire [9:0] sprite_addr;
wire tile_memenable;
wire [12:0] tile_addr;
wire [15:0] tile_memdata;
wire bg_mem_enable;
wire [4:0] bg_palette;
wire [7:0] sprite_priority;
wire [7:0] brightness;
// rotary encoder
wire [15:0] rot_count;
wire rot_en;
// DMA controller
wire [23:0] rom_addr;
wire [SF_D_WIDTH-1:0] rom_data;
wire rom_load;
wire rom_ready;
`ifdef USE_DMA
wire dma_en;
wire [1:0] dma_mode;
wire [15:0] dma_writedata;
wire [15:0] dma_memaddr;
wire dma_memwrite;
`endif
//sound controller
wire sound_en;
wire [15:0] sound_data;
wire [6:0] sound_select;
//snes controller input
wire [15:0] plyra_input;
wire [15:0] plyrb_input;
wire blank_time_up;
processor proc (
.clk(clk),
.rst(rst),
.en(proc_en),
.pcaddr(pcaddr),
.instruction(instruction),
.memaddr(proc_memaddr),
.memdata(memdata),
.writedata(proc_writedata),
.memwrite(proc_memwrite)
);
`ifdef USE_DMA
// If using DMA, when proc_en is false due to copying,
// redirect the memory wires.
assign memaddr = proc_en ? proc_memaddr : dma_memaddr;
assign memwrite = proc_en ? proc_memwrite : dma_memwrite;
assign writedata = proc_en ? proc_writedata : dma_writedata;
`else
assign memaddr = proc_memaddr;
assign memwrite = proc_memwrite;
assign writedata = proc_writedata;
assign proc_en = 1'b1;
`endif
memory_controller memory (
.clk(clk),
.rst(rst),
.memaddr(memaddr),
.memwrite(memwrite),
.writedata(writedata),
.memdata(memdata),
.pcaddr(pcaddr),
.instruction(instruction),
.sprite_object_data(sprite_memdata),
.tile_data(tile_memdata),
.vbright(vbright),
.hbright(hbright),
.brightness(brightness),
.sprite_object_addr(sprite_addr),
.sprite_object_enable(sprite_memenable),
.sprite_priority(sprite_priority),
.tile_data_addr(tile_addr),
.tile_data_enable(tile_memenable),
.palette_enable(palette_memenable),
.palette_addr(palette_addr),
.palette_data(palette_memdata),
.switches(switches),
.plyra_input(plyra_input),
.plyrb_input(plyrb_input),
.blank_time_up(blank_time_up),
.rot_count(rot_count),
.rot_en(rot_en),
`ifdef USE_DMA
.dma_en(dma_en),
.dma_mode(dma_mode),
`endif
`ifndef USE_VGA
.led_out(led_out),
`endif
.sound_data(sound_data),
.sound_select(sound_select),
.sound_en(sound_en),
.bg_mem_enable(bg_mem_enable),
.bg_palette(bg_palette)
);
gpu_schematic gpu (
.clk(clk),
.rst(rst),
.line_start(line_start),
.memwrite(memwrite),
.brightness(brightness),
.palette_addr(palette_addr),
.palette_memenable(palette_memenable),
.sprite_addr(sprite_addr),
.sprite_memenable(sprite_memenable),
.sprite_priority(sprite_priority),
.tile_addr(tile_addr),
.tile_memenable(tile_memenable),
.vlookahead(vlookahead),
.writedata(writedata),
.x(x),
.y(y),
.R(R),
.G(G),
.B(B),
.sprite_memdata(sprite_memdata),
.tile_memdata(tile_memdata),
.palette_memdata(palette_memdata),
.bg_mem_enable(bg_mem_enable),
.bg_palette(bg_palette)
);
// These wires are for the on-board VGA.
// This reduces a 8 bit color channel to a 1 bit color
// Equivalent to VGA_CHANNEL = CHANNEL > 127;
assign VGA_RED = R[7];
assign VGA_GREEN = G[7];
assign VGA_BLUE = B[7];
assign VGA_HSYNC = hsync;
assign VGA_VSYNC = vsync;
vga vga_ctrl (
.clk(clk),
.rst(rst),
.bright(bright),
.hbright(hbright),
.hsync(hsync),
.line_start(line_start),
.vbright(vbright),
.vlookahead(vlookahead),
.vsync(vsync),
.x(x),
.y(y),
.vga_dac_clk(vga_dac_clk)
);
rotary_encoder rot (
.clk(clk),
.rst(rst),
.rot_a(rot_a),
.rot_b(rot_b),
.count(rot_count),
.write(memwrite),
.en(rot_en),
.writedata(writedata)
);
`ifndef USE_DMA
sound_schematic sound (
.clk(clk),
.rst(rst),
.en(1'b1),
.MOSI(MOSI),
.DAC_cs(DAC_cs),
.SCK(SCK),
.CLR(DAC_CLR),
.sound_select(sound_select),
.writedata(writedata),
.memwrite(memwrite),
.mem_en(sound_en),
.sound_data(sound_data),
.rom_addr(rom_addr),
.rom_ready(rom_ready),
.rom_load(rom_load),
.rom_data(rom_data)
);
`endif
romController #(.WIDTH(SF_D_WIDTH)) rom (
.clk(clk),
.rst(rst),
.addr(rom_addr),
.load(rom_load),
.data(rom_data),
.ready(rom_ready),
.SF_D(SF_D),
.SF_A(SF_A),
.SF_CE0(SF_CE0),
.SF_OE(SF_OE),
.SF_WE(SF_WE),
.SF_BYTE(SF_BYTE)
);
`ifdef USE_DMA
dma dma_controller (
.clk(clk),
.rst(rst),
.src_addr(rom_addr),
.load_rom(rom_load),
.src_data(rom_data),
.ready(rom_ready),
// memory interface
.dst_addr(dma_memaddr),
.dst_write(dma_memwrite),
.dst_data(dma_writedata),
.proc_en(proc_en),
// system interface
.en(dma_en),
.write(memwrite),
.wr_mode(dma_mode),
.ctrl_data(writedata)
);
`endif
nes_zap gameinput_neszap (
.clk(clk),
//.en(vsync),
.rst(rst),
.sensor(sensor),
.trigger(trigger),
.blank_time_up(blank_time_up),
.plyr_input(plyrb_input)
);
snes_cont gameinput_snescont (
.clk(clk),
.en(vsync),
.rst(rst),
.latch(latch),
.pulse(pulse),
.data(data),
.plyr_input(plyra_input)
);
endmodule