

EMAX6SPC-0001
Ver.0.1: Feb. 1 2016
Ver.1.3: Jan. 1 2022
Ver.1.4: Nov. 1 2022

EMAX6/ZYNQ64 (IMAX2) Architecture Handbook
– Interposed Memory Accelerator eXtension –

Nara Institute of Science and Technology
Computing Architecture Laboratory
Accelerator Group

Copyright Yasuhiko NAKASHIMA. All Rights Reserved.

Table of contents

1 IMAX Hardware	8
1.1 Background	8
1.2 History of CGRA	12
1.3 Policy of IMAX	14
1.4 Column direction multi-threading to save area	16
1.5 Batch execution of multiple loops	17
1.6 Variety of LMM usage	19
1.7 Ring formed interconnection among units and instruction mapping position shift function to reduce start-up overhead	21
1.8 Cascade connection function as memory	22
1.9 Detailed structure and timing	25
1.10 Simulator	30
1.11 Multichip prototype on FPGA	30
1.12 Comprehensive Evaluation	31
2 IMAX Software	33
2.1 IMAX interface mapped on CPU memory space	33
2.2 Control Registers	37
2.3 Programming model	39
2.4 Templates of instructions	41
2.5 List of instructions	44
2.6 Overlapping of prefetch and drain	46
2.7 Multichip support	47
2.8 Dynamic DMA concatenation and invocation	47
3 Examples	49
3.1 Tuning of applications	49
3.1.1 Describing algorithms in C	49
3.1.2 CUDA algorithm description	49
3.1.3 C language description for IMAX (1 pixel per cycle)	50
3.1.4 C language description for IMAX (2 pixels per cycle)	51
3.1.5 C language description for IMAX (multi-stage use, double loop batch execution, multi-chip execution)	52
3.2 Basics	53
3.2.1 FFT	53
3.2.2 Merge sort	57
3.2.3 String search	59
3.2.4 16x16 Convolution	62
3.2.5 VBGMM_Logsum	64

3.2.6	Stochastic sgemm00	65
3.2.7	Sparse matrix multiplication	68
3.2.8	Sparse matrix compression	73
3.3	2D-imaging	75
3.3.1	Tone_curve	75
3.3.2	Hokan1 with stencil	78
3.3.3	Hokan2 with stencil	81
3.3.4	Hokan3 with stencil	84
3.3.5	Expand4k with stencil	86
3.3.6	Unsharp with stencil	90
3.3.7	Blur with stencil	93
3.3.8	Edge with stencil	96
3.3.9	Stereo with stencil	99
3.4	3D-floating-point	102
3.4.1	Grapes with stencil	102
3.4.2	Jacobi with stencil	105
3.4.3	Fd6 with stencil	108
3.4.4	Resid with stencil	111
3.4.5	Wave2d with stencil	114
3.5	Practical kernel	117
3.5.1	3x3 Convolution	117
3.5.2	Matrix product	123
3.5.3	Inverse matrix (1/3)	128
3.5.4	Inverse matrix (2/3)	132
3.5.5	Inverse Matrix (3/3)	135
3.5.6	Lightfield Rendering	138
3.5.7	Lightfield distance image generation	141
3.6	Graph processing on EMAX5	145
3.6.1	Triangle counting kernel0 with TCU	145
3.6.2	Triangle counting kernel1 with TCU	148
3.7	Graph processing on IMAX2	150
3.7.1	Triangle counting kernel0	150
3.7.2	Triangle counting kernel1	151
3.8	Image Recognition (ssim)	152
3.8.1	Cnn5x5	153
3.8.2	Cnn3x3	155
3.8.3	Cnn2x2	157
3.8.4	Sgemm00	159
3.8.5	Back_g_ker	161
3.8.6	Back_in	164
3.9	Crypto	167
3.9.1	SHA256	167
A	Appendix	170
A.1	Prototype systems	170
A.2	Anatomy of IMAX	171
A.3	Basic loop structure	178
A.4	Basic data flow	182

A.5 Compilation of IMAX	193
A.6 References	197
A.7 Publications	198
B Q&A	205
B.1 Overview	205
B.1.1 What is CGRA	205
B.1.2 Is EMAX6 different from IMAX?	205
B.1.3 Is it really fast	205
B.2 How to use as a programmer	205
B.2.1 I can't compile my program at all	205
B.2.2 The program I wrote does not work at all	205
B.2.3 The execution result of the program I wrote is strange	206
B.3 How to use as hardware designer	206
B.3.1 Hard doesn't seem to work	206
B.3.2 I would like to add an arithmetic function	206
B.3.3 機能追加後の csim の調べ方	207
B.4 How to use as business	208
B.4.1 I want a set of design data and tools	208

List of Figures

1.1	Difference between CPU/GPU and CGRA on execution model	8
1.2	Difference between CPU/GPU and CGRA on memory access	9
1.3	Ideal operation of CGRA	9
1.4	Complicated applications	10
1.5	Requirements on CGRAs	10
1.6	VPP-IMAX history of execution model	11
1.7	VPP-IMAX history of features	11
1.8	LAPP-IMAX history of ALU network	12
1.9	Requirements on memory access patterns	15
1.10	Optimal direction of summation in matrix multiplication	15
1.11	Column multithreading for small footprint and bubble-free execution	16
1.12	Double buffering of registers is important in IMAX	17
1.13	Read-modify-write operation	18
1.14	Multilevel loop control	18
1.15	Variety of LMM usage	20
1.16	Overview of 24-line configuration	21
1.17	Cascaded peer-to-peer AXI bus for scalable multichip CGRA	22
1.18	Operation of 3 Chip configuration	24
1.19	Basic structure of a unit	25
1.20	Configuration and timing of arithmetic in UNIT	26
1.21	Configuration and timing of local memory (LMM) in UNIT	27
1.22	direct reference of Local memory (LMM) from CPU	28
1.23	UNIT features	29
1.24	IMAX with 4-chip configuration	31
1.25	Comprehensive Evaluation 1 (15Gbps interface)	31
1.26	Comprehensive Evaluation 2 (40Gbps interface)	32
2.1	Physical memory space	33
2.2	Procedure from start-up to termination	35
2.3	Relationship between logical interface and data capture mechanism in each line	35
2.4	Control Registers	37
2.5	Configuration Registers	38
2.6	Programming model of IMAX based on load-exec-store	39
2.7	Connection network between registers and arithmetic units	44
2.8	Overlapping with prefetch/drain	46
2.9	Description example of multi-chip and multi-loop by for statement	47
2.10	Dynamic DMA concatenation and condition of DMA invocation	48
3.1	Tone curve	49

3.2	Tone curve 1 pixel per cycle	50
3.3	Dual tone curve	51
3.4	Tone curve 2 pixels per cycle	51
3.5	FFT	54
3.6	FFT	56
3.7	FFT	58
3.8	String search	59
3.9	String search	61
3.10	16x16 Convolution	63
3.11	Stochastic sgemm00	65
3.12	Stochastic sgemm00	66
3.13	SFMA 1st stage	67
3.14	SFMA 2nd and 3rd stage	67
3.15	Sparse matrix multiplication	68
3.16	Data path for sparse matrix multiplication	69
3.17	Timing chart (single flow)	69
3.18	Sparse matrix multiplication (single flow)	70
3.19	Timing chart (dual flow)	71
3.20	Sparse matrix multiplication (dual flow)	72
3.21	Sparse matrix compression	74
3.22	Tone curve	75
3.23	Tone curve	77
3.24	Hokan	78
3.25	Hokan1	80
3.26	Hokan2	83
3.27	Hokan3	85
3.28	Expand4k	86
3.29	Expand4k	89
3.30	Unsharp	90
3.31	Unsharp	92
3.32	Blur	93
3.33	Blur	95
3.34	Edge	96
3.35	Edge	98
3.36	Stereo	99
3.37	Stereo with stencil	101
3.38	Grapes	102
3.39	Grapes	104
3.40	Jacobi	105
3.41	Jacobi	107
3.42	Fd6	108
3.43	Fd6	110
3.44	Resid	111
3.45	Resid	113
3.46	Wave2d	114
3.47	Wave2d	116
3.48	CNN mapping	117
3.49	Cnn	118

3.50 3x3 Convolution	121
3.51 Mm	123
3.52 Matrix product	125
3.53 32bit → 32bit 32bit load and SIMD	126
3.54 Inverse matrix	128
3.55 逆行列 (1/3)	131
3.56 逆行列 (2/3)	134
3.57 逆行列 (3/3)	137
3.58 Gather	138
3.59 Lightfield rendering	140
3.60 Gdepth	141
3.61 Lightfield	141
3.62 Lightfield 距離画像生成	144
3.63 Graph	145
3.64 Triangle counting kernel0 with TCU	147
3.65 Triangle counting kernel1 with TCU	149
3.66 Image recognition (training + inference)	152
3.67 5x5 Convolution	154
3.68 3x3 Convolution	156
3.69 2x2 Convolution	158
3.70 Sgemm00	160
3.71 back_g_ker	161
3.72 back_g_ker	161
3.73 Back propagation to g_ker	163
3.74 back_in	164
3.75 back_in	164
3.76 Back propagation to input	166
3.77 SHA256	169
A.1 Prototype systems	170
A.2 Whole of IMAX2	171
A.3 IMAX2 w/o sparse matrix	172
A.4 IMAX2 w/o transmission registers (TR)	173
A.5 IMAX2 w/o dual port LMM	174
A.6 IMAX2 w/o folding	175
A.7 IMAX2 w/o AXI-IF	176
A.8 IMAX2 w/o multi-threading	177
A.9 Compilation step1	193
A.10 Compilation step2	193
A.11 Compilation step3	194
A.12 Compilation step4	194
A.13 Compilation step5	195
A.14 Compilation step6	195
A.15 Compilation step7	196

List of Tables

1.1	Physical memory interface	23
2.1	Logical interface	34
2.2	Memory operations	44
2.3	ALU operations	45

Chapter 1

IMAX Hardware

1.1 Background

While IoT, big data, AI, and robots are attracting attention, the rate of progress of low-power computing infrastructure technology, which is essential for sustainable development, is extremely slow. The main reason is the strong trade-off relationship between power consumption and programmability that has surfaced due to the limit of semiconductor miniaturization. The report of the JST Low Carbon Society Strategy Center (LCS) predicts that the power consumption of data centers will exceed the power that can be supplied by 2050 if the situation of dependence on von Neumann architecture such as CPU and GPGPU continues. Whether it is data center centralized processing or edge computing, unless the trade-offs are scrutinized and the introduction of low-power computing infrastructure is promoted, the next-generation sustainable social system centered on AI and blockchain will be attributed to the picture. While many analog computing mechanisms that utilize various physical phenomena are being explored as science, there is only one way to reach the next-generation low-power computing platform, including the power required for large-scale and stable operation. It is a non-Von Neumann type improvement of versatility and programmability that can improve power efficiency by two orders of magnitude by subdividing a program into a data flow and mapping it to hardware.




Figure.1.1: Difference between CPU/GPU and CGRA on execution model

The von Neumann-type computing platform, in which machine instructions sequentially control the arithmetic unit and memory, has been supported by the two wheels of semiconductor miniaturization and




Figure 1.2: Difference between CPU/GPU and CGRA on memory access

parallel processing sophistication. The former approached the physical limit and the latter was pursued. GPGPU is equipped with a large-scale register file and a main memory delay concealment function that exceeds 1000 cycles by multithreading in order to perform parallel processing while maintaining conventional programmability. However, tuning to regularize the main memory reference order is difficult, and excessive computing power and power are required to achieve the required performance. On the other hand, the Coarse Grain Reconfigurable Architecture (CGRA) proposed by H.T.Kung et al. in 1982 is a non-Von Neumann type that maps the instruction sequence of the innermost loop to a two-dimensionally arranged arithmetic unit network and flows the main memory data. While many domestic companies have started but withdrew due to programmability barriers, Google's TPU and Wave computing's DPU have succeeded in improving efficiency by focusing on AI applications. Our laboratory developed a VLIW-compatible LAPP in 2008, and then developed IMAX, which dramatically improved area efficiency (calculation performance/area) by integrated control of 64 sets of near-memory high-performance arithmetic units and multiple loops. While GPGPU employs a large number of cores in SIMD and requires coalescing that integrates memory references into continuous addresses and a luxurious memory bus, IMAX employs a large number of arithmetic units to be connected vertically to the memory bus. We have achieved power reduction.





Figure 1.3: Ideal operation of CGRA

The CGRA is a mechanism that executes a huge number of operations at one time. To use it efficiently, as shown in Fig. 1.3, the last operation result is flushed to the main memory, the operation is performed,



More complicated memory access for light field, graph, string search, AI, ...




Figure 1.4: Complicated applications

Metrics	Requirements	IMAX2
Application	HPC, Tensor, Multimedia (8bit/16bit), String-search, ...	✓
Speed / area	100x better than SIMD/SIMT (less programmability)	✓
Speed / memory bandwidth	Minimum DDR access (full reuse of local memory)	✓
FPU utilization	No stall in accumulation	✓
Physical registers	Minimum registers for multithreading	✓
Overhead for transmission	Broadcasting + Overlapped prefetching and drain	✓
Debuggability	Compatible w/ low level language such as C	✓
Scalability and Yield	Daisy chain + chiplet (to reduce price)	✓
Connectivity	Serial slave interface (to reduce I/O cost)	✓
Compilation time	Several seconds (to save time)	✓

Figure 1.5: Requirements on CGRAs

and the next operation is performed. It is extremely important to keep the operation unit running by overlapping the fetching of the data required for the operation from the main memory. In addition, application programs are becoming more complicated as shown in Fig.1.4. Many features shown in Fig.1.5 should be supported by CGRAs.

The process leading up to IMAX is shown in Fig.1.6 and Fig.1.7. In the (a) parallel vector VPP series, VLIW was proposed and adopted to maximize power efficiency while overseas manufacturers were leaning toward superscalar processors. The VLIW + vector arithmetic mechanism has the feature that the continuous operation of the memory pipe M and the arithmetic pipe E is very similar to CGRA, but there are no structural restrictions on the program. (b) OROCHI is a VLIW shared low-power superscalar in which the instruction decoder D dynamically decomposes and inputs ARM instructions into the VLIW buffer B and shares the cache C. The CGRA configuration technology by two-dimensional extension of VLIW was demonstrated, and (c) LAPP, the first VLIW compatible CGRA, inherited it. (d) After EMAX, the efficiency of discrete stencil calculation and graph processing has been improved by maximizing the reuse of LM by ring connection between arithmetic unit E and local memory LM and eliminating data flow interference by explicit control. At the same time as Google's TPU (integer operation only), (e) IMAX employs multiple execution that virtualizes 1 physical column x 64 rows into




Figure 1.6: VPP-IMAX history of execution model

	Type	# of ops / chip	# of load+store	Compatibility	Graph proc.	Dual-port	SIMD	FPU+Multi-threading	Chiplet
1988 VPP	VLIW+vector	8+8	8+8						
2006 OROCHI	VLIW+mapper	w8	1						
2008 LAPP	VLIW+compatible CGRA	w8 *h13	w1 *h13	Instr. Asm.(C)	x	x	x	x	○
2012 EMAX2	CGRa (AXI master)	w4 *h16	w4 *h16	Asm.(C)	x	x	x	△FPU	×
2014 EMAX4	CGRa (AXI master)	w4 *h16	w4 *h16	Asm.(C)	○	x	x	△FPU	×
2015 EMAX5	CGRa (AXI master)	w8 *h16	w8 *h16	Asm.(C)	○	○	○	△FPU	×
2017 IMAX	CGRa (AXI slave 15Gbps)	w24 *h64	w16 *h64	Asm.(C)	x	○	○	○8beat	○
2019 IMAX2	CGRa (AXI slave 40Gbps)	w24 *h64	w16 *h64	Asm.(C)	○	○	○	○8beat	○




Figure 1.7: VPP-IMAX history of features

4 logical columns x 64 rows, and the maximum reuse of LM. The area efficiency (calculation performance / area) of the arithmetic floating-point multiply-accumulate operation E has been dramatically improved (250 times the built-in GPGPU assuming 28 nm). (f) Tandem CGRA is a configuration that improves programmability by a virtualization mechanism.

1.2 History of CGRA




Figure 1.8: LAPP-IMAX history of ALU network

Figure 1.8 shows the structure of one line of the CGRA developed by our group. LAPP was a VLIW compatible CGRA, but the local memory (LMM) capacity of each row composed of FIFO was as small as 16 elements x 4 columns at most, and it could not handle stencil calculations with large orders (length of one side). In EMAX2, instead of abandoning VLIW compatibility, a dedicated medium-capacity LMM and FIFO were placed in each arithmetic unit so that many stencil calculations could be mapped. However, increasing the number of LMMs greatly increased the number of interline registers to 32. Therefore, four cycles were required from the register to the output of the computing unit. In EMAX4, a transaction mechanism required for graph processing was added. The changes from EMAX2 to EMAX4 are as follows:

- Add conditional execution by combining multiple conditions
- Add transaction function
- Data bus between each stage and external memory is expanded from 64bit * 1 to 32bit * 4

In EMAX5/L2, a SIMD operation mechanism was added, and the input registers of ALU and EAG were shared, reducing the number of inter-line registers by half to 16. From registers to the output of the arithmetic unit takes 2 clock cycles. Also, the throughput between the external memory bus and the LMM has been improved. In EMAX5/ZYNQ, the FIFO was deleted to reduce the FIFO initialization

overhead. Instead, a path has been added to write data from the external memory bus to multiple rows of LMMs simultaneously. This made it possible to initialize many LMMs simultaneously using multiple external memory buses. The changes from EMAX4 to EMAX5/ZYNQ are as follows:

- SIMD conversion from single-precision floating-point operation to 32-bit * 2 operation
- SIMD conversion of 32bit integer operation to 32bit * 2 integer operation
- Enhanced 8/16bit media operation from 4/2 width SIMD to 8/4 width SIMD
- The local memory (LMM) bus width of each module has been expanded from 32bit*1 to 64bit*4, and the throughput between LMM and external memory has been increased by 8 times.
- The connection between each stage and external memory has been expanded from 32bit * 4 * 1 channel to 64bit * 4 * 4 channel, and the throughput between each stage and external memory has been increased by 8 times (conf / regv / lmmi initialization overhead (Reduced to 1/8)
- Adoption of Dual-Port-LMM for direct reference to external memory and change of basic configuration of CGRA
- Inter-unit bus network that can output data to LMM while supplying data from 3 units of LMM to 3-input SIMD
- Reduce the number of propagation registers per unit from 8 to 4, and place a crossbar switch from propagation registers to arithmetic units.
- The FIFO that propagates the output of the LMM in the horizontal direction is deleted, and a mechanism for broadcasting from the external memory bus to the LMM in the same stage is provided instead (FIFO initialization is not required).

In IMAX, in order to improve the large number of wirings, which are common drawbacks of the CGRA, and the low operation circuit usage rate during self-loop operation, we introduced multithreading, which bundles multiple-column arithmetic functions into one column. Multithreading can be implemented thanks to the fact that there is no dependency on the horizontal operations. By implementing a multi-column arithmetic function (logical UNIT) logically and physically implementing it with a single-column group of arithmetic units, it is possible to reduce the number of arithmetic units and wiring, improve the efficiency of arithmetic units, eliminate the need for horizontal broadcasting, and eliminate the need for redundant LMMs. In addition, the method of connecting to the CPU was changed to AXI-SLAVE, and writing to the LMM was changed to a method in which each UNIT is autonomously imported according to the vAddr-range provided for each UNIT. This enabled vertical broadcasting. Furthermore, by adding a path that returns the output of the UNIT to the input, read-modify-write for the same LMM was enabled, and the LMM accumulation required for convolution operation and inverse matrix calculation was enabled. By setting a continuous vAddr-range for multiple rows of LMMs and performing the same store for multiple LMMs, it became possible to increase the accumulation space several times. The changes from EMAX5/ZYNQ to IMAX are as follows:

- Reduce the number of physical computing units and LMMs while maintaining program compatibility with EMAX5/ZYNQ
- Improvement of HOST - LMM transfer efficiency by AXI-SLAVE, lmring 8 rows and 8 columns configuration, and vertical broadcast function
- Read-modify-write function and accumulation function using the same LMM
- Tandem mode of units employing double buffering in LMM (for FFT and multistage merge sort)
- Read-data comparator and address incrementor in dual port LMM (for multistage merge sort and sparse MM)
- Sparse matrix multiplication of compressed elements including location information
- Multi-loop batch execution function including multi-chip support and mapping to multi-chip
- Multiple transaction unification (AXI4 conversion) and buffering function to accelerate DMA-READ of AXI3 with burst length of up to 8 (in case of 256bit width)

- Unaligned 64bit-load employing dual EAG
- Duplicating 32bit/8bit-load to 64bit register for SIMD
- Dynamic DMA concatenation for multiple LMM

1.3 Policy of IMAX

The conventional CGRA has an essential weakness, and it is not suitable for a small accelerator contributing to the edge as it is. The problems can be seen as follows:

(1) Long-distance wiring or wiring congestion causes a decrease in operating frequency and area efficiency when mounted with a two-dimensional lattice structure, so that a measure for area saving is required. (2) It is necessary to have a mechanism that does not hinder pipeline execution even if there is an instruction that essentially requires multiple cycles, such as a floating-point accumulation operation or read-modify-write to a local memory. (3) The speed of the innermost loop alone is not suitable for speeding up the matrix product with a short vector length or the speed of the convolution operation. Therefore, a multi-loop batch execution function for reducing startup overhead is required. (4) In order to increase the reuse efficiency of the local memory and reduce external memory references, an instruction mapping position shift function (that can follow the fluctuation of the data reference pattern, which is difficult to perform static analysis) is required. (5) High efficiency can be achieved as a simple DMA slave memory without the need to incorporate a sophisticated DMA master function. (6) Scalable performance can be easily obtained by cascading utilizing the function of the slave memory without the need for an additional external memory bus (AXI).

In IMAX, the **first point** is that: **it is NOT the two-dimensional configuration** generally known by the traditional CGRA. To fulfil low cost requirement for IoT edge device, **the physical structure of this architecture is one-dimensional (linear array)**. However, it must still maintain high performance as the traditional two-dimensional architecture does. **The second point: It integrates the memory function inside.** Since the host uses it as memory, it can deal with the problem of memory-memory transferring overhead in traditional accelerator. In addition, the internal memory can be cascade easily. **The third point: Various data paths are provided** for intuitive programming that handling the integrated of memory functions and arithmetic functions. In particular, **this architecture allows read-modify-write and multiple loop control on the same local memory**, which ordinary CGRAs cannot. **The fourth point:** Thanks to the carefully designing the data path, **compiling speed of EMAX 6 is high**. It does not require exploratory compilation such as normal FPGA.

On IMAX, a maximum of 10 instructions (2 operations x 3 stage + load x 2 + store x 2) x 4 columns x 64 rows = 2560 instructions can be mapped at a time to a physical structure of 1 column x 64 rows. IMAX has a physical structure in which basic units are arranged in one column x 64 rows (described later), but the hardware model at the time of programming is 4 columns x 64 rows. Each unit has two sets of three-input single-precision floating-point adder / subtract or multipliers of a three-stage pipeline, and executes two operations simultaneously using 64-bit wide registers. The first stage of the pipeline can perform various multimedia operations and fixed-point operations in 8/16/32-bit units, the middle stage can perform logical operations, and the last stage can perform shift operations. Each unit has 64KB dual port memory, as shown in Figure 1.9. It can handle various memory reference patterns.

In (a), A, B, and C stored in one row of local memory (LMM) are read out four words at a time, SIMD calculation is performed by four calculators, and the calculation result D is stored in the next-stage LMM. This is a state in which two sets are mapped. A, B, and C are supplied from external memory, and D is retrieved to external memory. (b) is a map that performs vertical convolution. A and B were supplied from the dual port memory to the arithmetic units in each column, and four convolution operations were performed. (c) is a mapping that accumulates four D's in the LMM. Unlike a typical CGRA, accumulation can be performed while propagating data downstream as a whole. (d) is a mapping




Figure 1.9: Requirements on memory access patterns

that similarly accumulates four systems of D in the LMM. However, it corresponds to the case where the storage destination is fixed and the LMM is updated many times by read-modify-write. (e) is an extension for in-unit MAC with multiple input. (f) is an extension for sparse matrix multiplication and merge sort.




Figure 1.10: Optimal direction of summation in matrix multiplication

For example, in case of matrix multiplication, the optimal direction of summation depends on the

shape of the matrix B as shown in Fig.1.10. For vertical (a), Fig.1.9(b) and Fig.1.9(c) are required. The (b) is not optimal due to coarse store to C. Also the (c) is not optimal due to coarse store to C. For horizontal (d), Fig.1.9(d) or Fig.1.9(e) is required. Although the difference is that (a) broadcasts multiple rows of array A in vertical direction and (d) broadcasts multiple rows of array B in vertical direction after transpose, the store addresses in C become sequential.

1.4 Column direction multi-threading to save area




Figure 1.11: Column multithreading for small footprint and bubble-free execution

Column-wise multithreading was introduced to address issues (1) and (2). Figure 1.11 (a) shows the general unit configuration. In general, CGRAs are designed on the premise that each operation unit outputs the operation result every cycle in order to reduce the synchronization cost with its previous and following operations. For this reason, functions with long operation time such as floating point accumulation cannot be pipelined, and area efficiency deteriorates. In addition, in order to perform a large number of readings from the LMM, it is necessary to arrange multiple LMMs holding the same contents to increase the number of ports, which is a factor of area efficiency deterioration. Figure 1.11 (b) shows the unit configuration after applying multi-threading ($W = 4$). One unit logically implements the same function as (a), and it needs 4 cycles for calculation. When the arithmetic unit is pipelined into four stages, including the 16-to-1 selector that selects Reg # 0-15, and four operations in the horizontal direction are time-divided, the same performance can be maintained even with the floating-point accumulation, and the area efficiency can be improved by a factor of four. However, in (a), the operation delay time in one unit is 2 cycles, whereas in (b), it is 8 cycles. Also, in order for the next-stage unit to refer to all of the operation results and LMM read data of the previous-stage unit (that can be output over four cycles), Reg # 0-15 double buffering is required (grp.A and grp.B). For the LMM, if the port is made into eight ports by the four-cycle operation of the two-port LMM, the area efficiency can be improved by a factor of four when all four LMMs in the horizontal direction have overlapped. When there is no overlap, the efficiency of the memory itself does not change because the capacity of the LMM is divided and used, but the number of address generators can be reduced. AXI-WRITE-IF and AXI-READ-IF refer to the LMM using a cycle in which the data path for operation does not use the load/store port of the LMM.

Figure 1.12 shows the importance of double buffers in IMAX. (a) is the relationship between the memory and ALU in a normal CGRA with 4-column configuration. A 3-read 1-write memory is required




Figure 1.12: Double buffering of registers is important in IMAX

to read 4 words from each of the 3 locations in the memory and write the output (4 words) of 4 arithmetic units operating in parallel to the memory. In the case of a floating-point unit with 4-stage pipeline configuration, throughput does not decrease if there is no dependency between addresses, but if there is a dependency such as accumulation, the input waits for its own calculation result, so the pipeline stops and the performance drops to 1/4. In order not to stop the pipeline, it is sufficient to make it 4-way-multithreading using only one ALU as shown in (b). However, even if the number of arithmetic units can be reduced, the number of memory ports cannot be reduced. (c) is a configuration in which SIMD-LD is revived to reduce the number of ports. The program is described as a set of SIMD-LD, SIMD-FMA, and SIMD-ST. The hardware uses 3 out of 4 cycles to read from 3 locations with SIMD-LD. Once saved in the double buffer, the 3 inputs required for each operation can always be available in all 4 cycles. SIMD-FMA is executed by multithreading, and the calculation results are stored in memory in order. In other words, SIMD-FMA and SIMD-ST do not actually operate as SIMD, but the performance of hardware can be fully extracted.


Figure 1.13 shows the correspondence of read-modify-write operation with unit. Logically, four columns of read-modify-write are physically mapped to a single unit. The accumulation result (sum0-3) by the previous stage arithmetic unit is sent to the lower register of the unit. The result of the load (o0-3) is fed back to the input of the operation unit in synchronization with the timing, and the addition result (s0-3) is stored in the LMM.

1.5 Batch execution of multiple loops

To cope with issues (3), multiple loop batch execution was introduced. Since CGRAs require instruction mapping and register initialization before starting continuous execution, we want to increase continuous execution time and reduce startup overhead as much as possible. However, the continuous execution time is determined by the amount of data that can be stored in the LMM, and the capacity of the LMM has an upper limit for not decreasing the operating frequency of the pipeline arithmetic unit. Experimentally, the LMM that balances with a single-precision floating-point operation pipeline consisting of three stages is about 32 KB (the former vector operation mechanism was up to about 16 KB per vector register). 16K cycles divided by the number of words (4B) that can be stored in 64KB is the upper limit of the continuous execution time. In the Lightfield (LF), the input is 8K images, so the LMM can be used up enough. On the other hand, in the case of Matrix Multiplication (MM), the col corresponding to the continuous execution time is M/W (120 when M = 480, W = 4). It is extremely short in case of Convolutional Neural Network (CNN), which is M-2 (240 for M = 242). In order to use LMM as much as possible, MM is a double loop with a row loop of rotation speed GRP = 8 inserted outside, continuous execution time is M/WxGRP = 960, and CNN is also GRP = 8 and (M-2)xGRP = 1920. A multi-loop batch execution mechanism is also added to the hardware.

Figure 1.14(a) is the actual C code at the top of the CNN, and (b) is a logical multiplexing loop using a 4-column configuration (columns 3, 2, 1, and 0 from the left). The control method is shown. Lines 2

1. load (&o0, op0, offset); ... load (&o3, op3, offset);
2. add (&s0, o0, sum0); ... add (&s3, o3, sum3);
3. store (&s0, op0, offset); ... store (&s3, op3, offset);


(a) $*(\text{op} + \text{offset}) += \text{sum}$ for proposed CGRA

(b) Feedback for read-modify-write operation

Figure.1.13: Read-modify-write operation

1. for (chip=0; chip<N; chip++) {
2. for (init1=1, loop1=GRP, row=0-M*4; loop1--; init1=0) {
3. for (init0=1, loop0=M-2, col=0-4; loop0--; init0=0) {
4. add (&col, init0?col:col, 4);
5. add (&row, row, init0?M*4:0);

(a) Head of CNN code for proposed CGRA



(b) Logical operations

(c) Physical operations

Figure.1.14: Multilevel loop control

through 5 in (a) are mapped to columns 1, 0, 2, and 3, respectively. Loop0, mapped to the 0th column, is the innermost loop counter involved in the continuous execution of the CGRA. After the initial value M-2 is set in the register, it is decremented by a self-loop every cycle and the result is nonzero. In that case, leave the decrement value (initial value GPR) of loop1 mapped to the first column as 0. When loop0 reaches 0, set M-2 to the left source of column 0 again, switch the right source of column 1 to -1, decrement loop1, set -4 to the left source of column 2 again, Switch the source on the right. Adding a row to the third column, $M * 4$, advances one iteration of loop1. When loop0 and loop1 are both 0, continuous execution stops. (c) is the proposed method after column-wise multithreading is applied, and the above control is performed by a single unit. (b) Execute four operations in parallel in one cycle. On the other hand, (c) sequentially execute the operations in the 0th to 3rd columns using 4 cycles of 4 times frequency. The self-loop in the first stage of the pipeline arithmetic unit handles data dependencies between columns. The multi-loop batch execution mechanism includes read-modify-write function in the same LMM. The effect of multi-loop batch execution is to accumulate the execution result and CNN of the innermost loop stored in the LMM of the last stage of the MM by the read-modify-write function without temporarily pushing out the DDR.

1.6 Variety of LMM usage

Figure 1.15 illustrates variety of LMM usage.

- (a) The physical LMM space can be divided into 4 corresponding to 4 logical columns, divided into 2 and shared by 2 logical columns, or shared as a whole without being divided. Mixed division are also possible. When using the prefetch/postdrain of the same LMM or the double buffering function, the maximum number of partitions is 8.
- (b) After reading the input data from the DDR to the LMM, the data is supplied from the LMM to the ALU input. This is the normal usage of LMM when load instructions are mapped. By combining prefetching to the adjacent LMM and instruction mapping position shift, which will be described later, the transmission time from DDR to LMM can be hidden in the execution time.
- (c) The input data required for the next activation of IMAX is read from DDR into another area of the same LMM while supplying prefetched data from the LMM to the ALU input. Since the two spaces coexist in the LMM, the DMA length is further halved after LMM space division.
- (d) After writing the execution result to LMM, the output data is written back from LMM to DDR. This is the normal usage of LMM when store instructions are mapped. By combining the post-drain from the adjacent LMM and the instruction mapping position shift described later, the transmission time from the LMM to the DDR can be hidden in the execution time.
- (e) While writing the execution result to the LMM, the previous output data of the previous invocation is written back to the DDR from another area of the same LMM. Since the two spaces coexist in the LMM, the DMA length is further halved after LMM space division.
- (f) Data transmission between LMM and DDR can be suppressed by specifying 0 as the DMA length. Furthermore, while writing a series of calculation results to the LMM, the previous calculation result can be read from the same LMM and used for the next calculation. In other words, LMM can be used as a double buffer. It can be used for pipeline execution of multistage processing such as FFT and merge sort.




Figure 1.15: Variety of LMM usage

1.7 Ring formed interconnection among units and instruction mapping position shift function to reduce start-up overhead




Figure 1.16: Overview of 24-line configuration

To cope with issues (4), instruction mapping position shift function was introduced. Figure 1.16 outlines a 24-line configuration including DDR. In EMAX5, the fsm (which in charge for each column) will perform burst transfer between all LMMs and main memory that is connected by a binary tree. In IMAX, LMM is referenced by a pipeline memory bus. Since the wiring for the binary tree can be reduced and the switching of the target LMM is unnecessary, DMA transfer and PIO transfer can be mixed and executed seamlessly. In EMAX5, PIO can be used to initialize conf, lmmi, and regv, which used only DMA. In IMAX, partial register updates can be speeded up. The delay between UNITs during DMA transfer is 2 cycles, and the delay between UNITs during operation execution is 8 cycles. The memory bus delay time can be reduced by rearranging the memory bus from a 24-row per column configuration to a multi-column configuration.

The instruction mapping position shift function is for reusing LMM without moving data inside. The instructions are shifted by using the ring formed interconnection among units. The dynamic shifting revises the point that conventional compilers always generated code of instruction shift before starting continuous execution. Before starting continuous execution, it compares the current LMM address range

with the address range required for the next continuous execution, and do not issue a shift instruction if they are the same.

1.8 Cascade connection function as memory




Figure 1.17: Cascaded peer-to-peer AXI bus for scalable multichip CGRA

To address issues (5) and (6), a multi-chip configuration was devised. The cost can be reduced by the multi-chip configuration because the yield is improved by reducing the area of a single chip. It is new to remember that AMD's Threadripper (4-chip MCM) is less expensive than Intel's Core-i9 (single chip).

IMAX uses ARMv8 as a host and can map any computing resources to the main memory space of ARM as a memory device through the standard AXI bus. In this case, it is possible to map multiple LMMs in one space and write images and parameters to many LMMs at once by PIO/DMA from the host. When describing an application in C language, a programmer can specify which LMM is associated with each data structure and arrange operations between the data structures to form an arbitrary data flow. The data supply path has an 8 column x 8 row configuration to reduce the transfer delay between ARM and IMAX. By the way, we think that IMAX is equipped with the necessary functions as a high-efficiency compact linear array accelerator for IoT. However, in order to be close to practical use, it is essential to provide a basic structure that can improve performance in a scalable manner according to the required performance of various IoT. Broadcast PIO/DMA to multiple LMMs over multiple chips can be performed, and operation results can be collected over multiple chips by PIO/DMA transfer to speed up the operation. However, preparing many memory buses and connecting them in parallel like GPUs is out of ability of IoT accelerators. Because IoT device cannot equip multiple AXI buses. Therefore, using the DMA slave type, we devised an architecture that can achieve the required performance by cascading several LMM to the same AXI bus. We use a similar cascade configuration as that of the commercial CAM-LSIs. Although this cascade configuration has never been applied to an accelerator. This is because GPUs and other ordinary accelerators are designed including DMA masters that require a rich memory bandwidth.

Figure 1.17 shows the connection method between units in a two-chip configuration. The host with PIO/DMA function and main memory (DDR), chip #0 and chip #1 are cascaded by a set of AXI4 buses. Each chip containing 64 units has a single-column ring connection for computation (the transit time of each unit is 8 cycles), and an 8-row x 8-column data path for DDR-LMM transfer (The unit transit time is

2 cycles). We do not share the same bus for transferring data between DDR-LMM and LMM-calculation units so that the data transfer and calculation inside units can be performed simultaneously. Finally, we expect to significantly reduce the 64-unit transit time even though the number of chips increased. AXI-WRITE-IF propagates a write request from the host to the inside and the next chip. AXI-READ-IF waits for the response from 8 rows in the chip and the next chip and returns the result. Note that the final hardware configuration is DDR4-3600 (64bit), 8 sets of bidirectional differential links (four) x8 sets equivalent to Xilinx 28Gbps-GTY for physical connection between chips, and one direction is expected to match the on-chip throughput (900MHz x 256bit = 230Gbps as described later).

Figure 1.18 shows the operation of a 3-chip configuration. The input image stored in DDR is transmitted to all serially connected IMAX chips by DMA. In each IMAX, the corresponding LMM autonomously captures the input image based on the address information. At this time, by setting the same address information, it is possible for multiple LMMs to capture the information at the same time (Figure 1.18 (a)). Similarly, writing data to a specific LMM is autonomously fetched by the corresponding LMM based on the address information (Figure 1.18 (b)). At the time of execution, each IMAX performs the calculation inside units independently and stores the result in LMM (Figure 1.18 (c)). The output image that is the result of the operation is read from the LMM to the DDR by the DMA (Figure 1.18 (d)).

Table.1.1: Physical memory interface

信号線名称	I/O	備考
rw	I	0:read(LDDMQ/TRANS のポーリング含む), 1:write
ty	I	0:reg/conf, 1:reg/breg, 2:reg/addr, 3:lddmq/tr, 4:lmm read&lddmq:LMM からの読み出し, write&tr:TR への書き込み
col[1:0]	I	論理列番号
sqi[15:0]	I	seq 番号 (最大 64Kdwords)
avi	I	0:a/dm/di 無効, 1:有効
a[31:5]	I	register/LMM のアドレス
dm[31:0]	I	register/LMM への書き込みデータ Byte 每マスク
di[255:0]	I	register/LMM への書き込みデータ
avo	O	0:sqo/do 無効, 1:有効
sqo[15:0]	O	seq 番号 (最大 64Kdwords)
do[255:0]	O	LMM からの読み出しデータ

The physical memory interface of the CPU-IMAX shown in the table 1.1 consists of a group of wires required for the CPU to refer to the IMAX as external memory. In which: **rw**: 1 bit R/W type, **ty**: 2 bit register/LMM selection, **col**: reference logical column number, **sqi**: 16 bit seq number, **avi**: 1 bit R/W request, **a**: 27 bit address line (4dword Alignment), **dm**: 4-bit dword unit mask, **di**: 256-bit data line (Write), **avo**: 1-bit read data valid display, **sqo**: 16-bit seq number, **do**: 256-bit data line (Read).




Figure.1.18: Operation of 3 Chip configuration

1.9 Detailed structure and timing




Figure 1.19: Basic structure of a unit

The arithmetic unit of each UNIT includes: integer arithmetic, single-precision floating-point arithmetic, and multimedia arithmetic. Figure 1.20 is a reference timing chart of registers specific for arithmetic unit. The arithmetic functions for four columns are realized by multiple execution using hardware for one column. Register reading and unit calculation are divided into 4 pipelined cycles. Figure 1.21 is a reference timing chart of registers specific for LMM. Similarly, the LMM function for four rows is realized by multiple execution using hardware for one row. The LMM is divided into up to four parts, and four references are pipelined. If the LMM is not divided, the 18 bits output from EA0/1 are used as it is for addressing the LMM. When the LMM is divided into four parts, the upper 2 bits of the 18 bits output from EA0/1 are overwritten to one of 00/01/10/11 according to the column number and used to specify the address of the LMM. Figure 1.22 shows the data path configuration of DMA/PIO used when directly referencing LMM from CPU. In each cycle: address, R/W type, and write data in case of writing are supplied from the previous row, read memory is read out from the last row by referring to the memory space composed of multiple rows in a pipeline manner. In which the UNIT's LMM containing the destination address is determined by comparing the address with the vAddr-range (top, len) in each UNIT. If the own LMM matches, the R / W operation is performed. The address and data are passed to the next line. Even if they do not match, the address and data are passed to the next line.




Figure 1.20: Configuration and timing of arithmetic in UNIT




Figure 1.21: Configuration and timing of local memory (LMM) in UNIT




Figure 1.22: direct reference of Local memory (LMM) from CPU




Figure 1.23: UNIT features

Figure 1.23 (a) to (j) are functions that can be mapped to UNIT. In (a), LDRQ (4 dwords) / LDR (1 dword) supplies the loaded data to the arithmetic unit on the next row while preloading the data from the main memory required for the next execution into the LMM. For preload, blk (0: no blocking, 1: Blocking that advances the leading pointer array every 16 consecutive references, 2: Blocking to advance the leading pointer array every 32 consecutive references, 3: Blocking that advances the leading pointer array for every 64 consecutive references, and len (burst length in 32-bit units) are specified.

(b) transfers the previous execution result to the main memory while storing the operation result into the LMM by STRQ (4 dwords) / STR (1 dword). STRQ stores 1dword per cycle to store logical multi-column operation results in LMM. For this reason, it is not possible to map multiple STRQs and preloads on the same line.

(c) performs LMM read-modify-write in the same UNIT. The range specified by top, blk, and len is stored in LMM in advance. After that, the data read by LDRQ is returned to the operation unit input, and the result is written back to the same LMM. With the multi-threading function, the pipeline does not stop even if such an accumulation is mapped.

(d) prior to LDR loading from LMM, the range specified by top, blk, and len is stored in LMM in advance. After that, the LDR refers to the LMM based on random addressing. LDRs with the same top, blk, and len are mapped to the same unit using the dual port function of the LMM.

(e) is paired with (d), the calculation result is stored in LMM by STR. After all stores are completed, the amount of data specified by len is burst-transferred from the LMM to the main memory.

(f) is a transaction. The operation results are stored in the LMM by TR (4 dwords) and the 4 dwords required for the transaction are supplied to the ARM. TR stores 1dword per cycle in order to store logical multi-column operation results in LMM. For this reason, it is not possible to map multiple TRs and preloads on the same line.

(g) is a function to load directly from external memory. The main memory address calculation is mapped to EX, and the address is queued in dword0 of LMM. EA0 is used for LMM writing, ARM monitors the AXRA (the same value as EA0), detects the registration of a new address, extracts the main memory address from LMM, reads the main memory using AXI, Send data to LMWD. In UNIT, 4dword is sent to the next line via: LMWD to TR to BR.

By the way, among the above basic functions, in the mapping of (g), it is necessary to consider the main memory delay. Although no special description is required during programming, in the unit included in the same line as (g), the delay synchronization mechanism using LMM is activated as in (h). Similarly, when inter-register propagation is necessary, functions such as (i) (without delay synchronization) and (j) (with delay synchronization) are mapped using empty registers.

1.10 Simulator

For rapid and accurate prototype development, it is essential to develop a detailed simulator that can be converted to Verilog on a one-to-one basis. This is because the operation speed of the Verilog simulator is extremely slow, making it difficult to verify the operation of large-scale applications. In addition, for a hardware design verification using a Verilog simulator, an accurate expected value for comparing with a correct value of a register value is necessary. Since IMAX is controlled by ARMv8, an IMAX simulator that can simulate ARMv8 has been developed (17K lines in C language). Using the application program, IMAX compiler, and this simulator, a test program with an expected value comparison function and a test bench for Verilog simulation, which are essential for hardware debugging, were prepared before starting the design of the prototype system.

1.11 Multichip prototype on FPGA

In order to evaluate the eight-chip configuration on a real machine, a test environment with eight XILINX VU440s is required. Verilog description was completed based on the simulator described above, and debugging was performed by comparing the correct value of each register generated by the simulator with the Verilog simulation result. The amount of hardware description was 11K lines in Verilog. HOST is Xilinx Zynq UltraScale + (ZCU102) equipped with ARMv8 (industrial standard CPUs for edge devices). For IMAX, Virtex Ultra Scale (S2C Single VU440 Prodigy Logic Module) provided by and S2C company is used (Figure 1.24). Even today, the only FPGA that can mount the IMAX with 64 units is VU440, and this combination is optimal as a system that can connect ARMv8 and VU440 by a high-speed serial link. However, according to the catalog specification, three lanes of high-speed serial links of 10 Gbps could be bundled to achieve a throughput of 30 Gbps, but in actuality, links could only be established with a total of 5 Gbps x 3 lanes = 15 Gbps (later, increased to 8 lanes). Also, when 8 chips were connected, the AXI-READ operation used for reading data from the LMM was found to be extremely slow. The reason is that: even if you specify a burst length long enough for the DMA function of HOST, and AXI interface built in HOST is AXI3 compatible, In the case of 256-bit width transfer, the transfer



Figure 1.24: IMAX with 4-chip configuration

was interrupted every 8 beats, and the next AXI-READ must wait until the response from all chips was completed. Therefore, we propose a method that do not break the transfer between IMAX even though we still use the original burst length, and HOST's interface is still AXI3. The results have shown that speed of AXI-READ is significantly improved.

1.12 Comprehensive Evaluation




Figure 1.25: Comprehensive Evaluation 1 (15Gb/s interface)

Kernel	CPU ARMv8 1.2GHz	GPU 256core Jetson TX2 1.3GHz DDR4 480Gbps 16nm 43.6mm ²	CGRA 64core*4 IMAX2 140MHz DDR4 40Gbps [28nm 想定 14.6mm ² *4] 8nm 想定 1.2mm ² *4	GPU 3584core GTX1080Ti 1.5GHz GDDR5 3872Gbps 16nm 471mm ²	GPU 10496core RTX3090 1.4GHz GDDR6X 7490Gbps 8nm 628mm ²
DDR bandwidth		12	1	97	187
Power		7.5W	ARM 0.6W + [31W] 2.7W	250W	350W
MM		3160msec	170 EDP=588K	16 [3msec] [EDP=284] EDP=30	12 EDP=36K
CNN		2080msec	280	23 [4msec] [EDP=505] EDP=53	18 EDP=81K
Lightfield		14500msec EDP=10.6M	1190	754 [126msec] [EDP=501K] EDP=52K	43 EDP=462K
Sparse MM 3200 ²		-	-	333+469 [134ms] [EDP=567K] EDP=59K	Cusparse使用 2044 EDP=1045M
Sparse MM 4000 ²		-	-	2378+734 [519ms] [EDP=8.51M] EDP=889K	Cusparse使用 3492 EDP=3049M

Figure 1.26: Comprehensive Evaluation 2 (40Gbps interface)

Various programs have been run using the IMAX 8-chip configuration model that had been developed through the above processes. Figure 1.25 shows the application execution time measured by changing the number of IMAX chips from 1 to 8 using 15Gbps interface. Each program is normalized based on the execution time of one chip configuration (operating frequency 150 MHz, number of arithmetic units 64, area 8.4 mm² estimated at 28 nm). For comparison, the execution time of a built-in GPGPU (Jetson TX2: operating frequency 1.3 GHz, number of arithmetic units 256, arithmetic core area 16 nm estimated at 43.6 mm²) is also shown. Matrix multiplication (mm) uses 7 connected chips, convolution (cnn) uses 5 connected chips, and depth-extraction (depth) uses 2 connected chips. For scientific and technical calculation (Stencil calculation), the atmospheric simulation (grapes) uses 5 connected chips. Other stencils were fastest with 2 connected chips. As a general trend, the effect of multichip formation is large when there is a lot of common data between chips such as mm and cnn, and the effect is small with simple space division such as stencil (it is not necessary to create a multi-chip with a narrow memory bandwidth). In general, we have achieved satisfied result within the limited memory bandwidth for Edge devices (1/32 of Jetson TX2). Figure 1.26 shows the application execution time using 40Gbps interface. The fact that the IMAX operating at 140MHz outperforms the Jetson TX2 operating at 1.3GHz in terms of performance is a sufficient indication of the potential of CGRAs. Also, if the IMAX operates at 900MHz with 28nm ASIC, the performance is up to 15 times (in the case of one chip cnn) with 1/17 of the area of Jetson TX2, and 250 times the performance per area. If we consider that power consumption is proportional to area, we can assume that power consumption per the same performance has the same ratio.

Chapter 2

IMAX Software

2.1 IMAX interface mapped on CPU memory space




Figure 2.1: Physical memory space

Figure 2.1 shows the physical memory space of the CPU. Physical memory space related to IMAX includes: (1) FPDDMA-CH1 DMA control register space that controls DMA between CPU physical memory space and LMM (DMA control register space: 4KB), (2) The LMM DMA space (pAddr2 space: 2GB) which maps the LMM to the CPU physical memory space and refers by DMA, the control register space (pAddr2+ space: 2GB) which refers to the registers in IMAX by PIO, (3) Consists of a DDR memory space (pAddr space: 2GB) that connect DMA with LMM. Therefore, the space that can be referenced by physical connection with IMAX is pAddr2 space: 2GB and pAddr2+ space: 2GB. Since the total capacity of the LMM in the IMAX is 16MB (256KB * 64stages) and the data bus width is 256bit (32B), at least 19bit is required for the address width and 4bit is required for masking (1bit write mask for each 1dword (64bit)). The physical memory space, which includes the control register space, is mapped to the physical memory space of the CPU.

Table.2.1: Logical interface

制御レジスタ空間 (pAddr2+)	R/W	Bit 位置	備考
STATUS 0x400000007-0x400000000	R	bit3-0 bit7-4 bit11-8 bit15-12 bit63-16	EXRING 状態 0:IDLE, 1:BUSY(SCON/EXEC 動作中) LMRING 状態 0:IDLE, 1:BUSY(PIO/DMA 動作中) 0:EMAX_DEPTH=8, 1:EMAX_DEPTH=16 2:EMAX_DEPTH=32, 3:EMAX_DEPTH=64 0:LMM_SIZE=32KB, 1:LMM_SIZE=64KB, 2:LMM_SIZE=128KB reserved by 0
COMMAND 0x400000017-0x400000010	W	bit1-0 bit31-2 bit35-32 bit63-36	IMAX への指示 0:NOP, 1:RESET, 2:SCON, 3:EXEC reserved by 0 chip 番号 (0 を書き込むと chip 間を順次伝搬) reserved by 0
ADRTRANS 0x400000027-0x400000020	W	bit63-0	vAddr-pAddr2 DDR-LMM 間 DMA 時のアドレス変換情報
COLSELECT 0x400000037-0x400000030	W	bit1-0 bit63-2	vAddr-pAddr2 DMA/LDDMQ/TRANS 時の明示的論理 col 指定 reserved by 0
CONF 0x40000201f-0x400002000 0x40000203f-0x400002020 : 0x400003fff-0x400003fe0	W W : W	bit255-0 bit255-0 : bit255-0	論理 UNIT#0.0 の conf 論理 UNIT#0.1 の conf : 論理 UNIT#63.3 の conf
REGV-BR 0x40000401f-0x400004000 0x40000403f-0x400004020 : 0x400005fff-0x400005fe0	W W : W	bit255-0 bit255-0 : bit255-0	BR 書き込み 論理 UNIT#0.0 の BR[3:0] 論理 UNIT#0.1 の BR[3:0] : 論理 UNIT#63.3 の BR[3:0]
REGV-EAR/vAddr-range 0x40000600f-0x400006000 0x400006017-0x400006010 0x40000602f-0x400006020 0x400006037-0x400006030 : 0x400007fef-0x400007fe0 0x400007ff7-0x400007ff0	W W W W : W W	bit49-32,17-0 bit113-96,81-64 bit30-0 bit62-32 bit49-32,17-0 bit113-96,81-64 bit30-0 bit62-32 bit49-32,17-0 bit113-96,81-64 bit30-0 bit62-32	EAB,EAO 書き込み LMM 先頭 addr(max2GB),LMM 有効 dword 数 (max8KDW) 論理 UNIT#0.0 の ea0o,ea0b(virt-addr) 論理 UNIT#0.0 の ea1o,ea1b(virt-addr) 論理 UNIT#0.0 の top(virt-addr) 論理 UNIT#0.0 の bot(virt-addr) 論理 UNIT#0.1 の ea0o,ea0b(virt-addr) 論理 UNIT#0.1 の ea1o,ea1b(virt-addr) 論理 UNIT#0.1 の top(virt-addr) 論理 UNIT#0.1 の bot(virt-addr) : 論理 UNIT#63.3 の ea0o,ea0b(virt-addr) 論理 UNIT#63.3 の ea1o,ea1b(virt-addr) 論理 UNIT#63.3 の top(virt-addr) 論理 UNIT#63.3 の bot(virt-addr)
LDDMQ/TRANS-R 0x40000801f-0x400008000 0x40000803f-0x400008020 : 0x400009fff-0x400009fe0	R R : R	bit255-0 bit255-0 : bit255-0	LMM から LDDMQ/TRANS 要求を読み出す 論理 UNIT#0.0 の LMM 論理 UNIT#0.1 の LMM : 論理 UNIT#63.3 の LMM
LDDMQ-W 0x40000801f-0x400008000 0x40000803f-0x400008020 : 0x400009fff-0x400009fe0	W W : W	bit255-0 bit255-0 : bit255-0	TR への書き戻し 論理 UNIT#0.0 の TR 論理 UNIT#0.1 の TR : 論理 UNIT#63.3 の TR
LMM 空間 (pAddr2) 0x4fffffff-0x480000000	R/W	Addr 境界 32B	備考 DDR-High(0x87fffff-0x800000000) の対応位置に該当する LMM の 内容を R/W する。

Table 2.1 shows the logical interface provided through the physical memory interface. Within the physical memory space, 0x4fffffff-0x480000000 (pAddr2) is a continuous physical space used by the FPDDMA mechanism for DMA between DDR-High and LMM corresponding to 0x87fffff-0x800000000 (pAddr). The user program does not refer to the continuous virtual space (vAddr2) obtained by the mmap () of the continuous physical space (pAddr2) by PIO, but is obtained exclusively by the mmap () of the DDR-High continuous physical area (pAddr). Refers only to the continuous virtual space (vAddr). Specifically, IMAX uses vAddr when referencing LMM in conjunction with computation unit. In order to obtain the same contents of the DDR-High address from the LMM, the CPU must transfer the contents of vAddr to the LMM in advance. The destination LMM is specified by comparing it with the vAddr-range register

provided for each UNIT. As the write destination address, we use vAddr obtained by adding pAddr2 (notified from FPDDMA to FSM) with the value of the address conversion register in FSM (vAddr-pAddr2). The vAddr-range register provided in each UNIT is associated with the latest logical UNIT number obtained by subtracting the conf.mapdist value of each UNIT for each SCON instruction. Therefore, when the LMM is ideally reused with instruction shift, it corresponds to the newly enabled LMM. Only writing to the vAddr-range register needs to be performed.




Figure 2.2: Procedure from start-up to termination




Figure 2.3: Relationship between logical interface and data capture mechanism in each line

Figure 2.2 is a comparison of the operation outline from start to termination of EMAX5 and IMAX. In the case of EMAX5, CPU activates FSM in EMAX via HPM, and FSM operates as AXI-MASTER until IDLE status is notified to CPU. In the case of IMAX, the CPU side becomes AXI-MASTER, and FSM operates as AXI-SLAVE. The DMA-CHAIN function of FPDDMA is used for DRAIN and LOAD, and PIO is used for CONF, SCON, REGV, RANGE, and EXEC. The LMMI placed in EMAX5 is managed by the CPU in case of IMAX, and transmission to IMAX is not required, but a new update of vAddr-range (RANGE) is required. Using Fig. 2.3, the hardware operation in each procedure shown in Fig. 2.2 is explained. Note that CONF, SCON, REGV, and RANGE can only operate independently, while EXEC and DMA can operate simultaneously (DMA is started immediately after EXEC is started).

RESET The CPU initializes the IMAX internal state by writing RESET to COMMAND, and initializes the writing to the physical stage # (fixed value) in logical stage # for all units. This function is for debugging during IMAX development, and does not need to be used by user programs. When IMAX is in RESET operation, BUSY is displayed in STATUS.EXRING.

CONF CPU can update CONF continuously by PIO when STATUS.EXRING and STATUS.LMRING are IDLE. The CONF is assigned a physical address corresponding to the logical UNIT number. By writing to the specified physical address, the CONF of the logical UNIT having the logical stage # corresponding to the logical row number (bits 12-7 of pAddr2 +) is updated. If IMAX is writing CONF, BUSY is displayed in STATUS.LMRING.

SCON By writing SCON to COMMAND when STATUS.EXRING is IDLE, CPU can instruct all lines to start shifting CONF according to the value of conf.mapdist stored in each line. For all rows, in the first cycle, the first 256 bits of the own CONF information (256 bits * 4set) are written to BR, and in the second cycle, the CONF information of all the rows from the BR in the previous row is imported to the own row. By repeating the above four times, all CONF information is shifted down by one line. Also, decrease the value of logical stage # by one. By repeating the above process conf.mapdist times, all CONF information is shifted by conf.mapdist lines, and the value of logical stage # is reduced by conf.mapdist. The contents of REGV are destroyed by SCON. When IMAX is in SCON operation, BUSY is displayed in STATUS.EXRING.

REGV CPU can update REGV-EAR and REGV-BR continuously by PIO when STATUS.EXRING and STATUS.LMRING are IDLE. The REGV is assigned a physical address corresponding to the logical UNIT number. By writing to the specified physical address, the REGV of the logical UNIT having the logical stage # that matches the logical line number (bits 12-7 of pAddr2 +) is updated. When IMAX is writing REGV, then BUSY is displayed in STATUS.LMRING.

RANGE The CPU can continuously update vAddr-range by PIO when STATUS.EXRING and STATUS.LMRING are IDLE. In the vAddr-range, a physical address is assigned corresponding to the logical UNIT number, and by writing to the specified physical address, a logical having a logical stage # corresponding to the logical line number (bits 12-7 of pAddr2 +) UNIT vAddr-range is updated. The instruction (conf.lmm_mode) to specify the LMM as invalid, no division, two divisions, or four divisions is included in the above CONF. If IMAX is writing vAddr-range, then BUSY is displayed in STATUS.LMRING.

DMA When STATUS.LMRING is IDLE, the CPU can start continuous DDR-LMM transfer by DMA. In EMAX5, the function realized by fsm is performed by the CPU in DMA in IMAX. Specifically, the old lmmi must be compared with the new lmmi, and when the old lmmi is the write destination, or when the old lmmi is a target for forced STORE (lmx with different top address from the next), the DMA must be started to expel the LMM to main memory. If the area corresponding to the new lmmi does not exist in the LMM, or if it is a target for forced LOAD (lmf, lmx with different top address from the previous), the DMA from the main memory to the LMM must be started. If IMAX is in DMA operation, then BUSY is displayed in STATUS.LMRING.

EXEC When STATUS.EXRING is IDLE, the CPU can instruct EXEC to start execution for all lines by writing EXEC to COMMAND. When IMAX is in EXEC operation, BUSY is displayed in STATUS.EXRING.

LDDMQ During EXEC operation, in the logical UNIT to which OP_LDDMQ is mapped, the main memory reference request is queued in the LMM. The queuing state is notified to fsm, and fsm reads a reference request (starting virtual address) from the LMM. At this time, fsm identifies the target logical UNIT by setting the logical row number in bits 12-7 of imax_rw = 0, imax_ty = 1, imax_a [31: 5]. The read data is stored in the buffer inside fsm and prepares for reading from CPU. CPU should issue a read request for a specific register space at appropriate intervals. When LDDMQ request is queued in the LMM, the requests are output using a set of **avo**, **sqo**, and **do**. After acquiring the virtual address, the CPU must refer to DDR-High and write to the TR of that UNIT.

TRANS During EXEC operation, in a logical UNIT to which OP_TR is mapped, a main memory reference request is queued in the LMM. The queuing state is notified to fsm, and fsm reads a

TRANS request from the LMM. At this time, fsm specifies the target logical unit by setting the logical line number in bits 12-7 of imax_rw = 0, imax_ty = 2, and imax_a [31: 5]. The read data is stored in the buffer inside fsm and prepares for reading from CPU. CPU should issue a read request for a specific register space at appropriate intervals. When TRANS requests are queued in the LMM, the requests are output using a set of **avo**, **sqo**, and **do**. The CPU must execute the Transaction after acquiring the TRANS request.

2.2 Control Registers

Figure 2.4 shows the detailed structure of the control registers. Figure 2.5 shows the detailed structure of the registers in units set by CONF.

```

struct reg_ctrl {
    struct i0 {
        Ull stat; /* +0000 bit15-12:LMM_SIZE, bit11-8:EMAX_DEPTH, bit7-4:LMRING, bit3-0:EXRING */
        Uint mcid; /* +0008 maximum chip-ID of IMAX (<EMAX_NCHIP) to be chained (activated) */
        Uint dmy0;
        Uint cmd; /* +0010 host writes Ull cmd then chip# is propagated to successors */
        /*Uint cid;/** +0012 chip# ( set by write to cmd ) */
        Uint dmy1;
        Ull dmy2;
        Ull adtr; /* +0020 */
        Ull dmy3;
        Ull csel; /* +0030 */
        Ull dmrp; /* +0038 DMAREAD-PREF */
        Ull dmy4[1016];
        struct conf {
            Ull br[UNIT_WIDTH];} breg[AMAP_DEPTH][EMAX_WIDTH]; /* +2000-3fff */
        struct {Ull br[UNIT_WIDTH];} breg[AMAP_DEPTH][EMAX_WIDTH]; /* +4000-5fff */
        struct {
            Uint ea0b ; /* ea0 base (for avoiding ld-mask-st, */
            /*Ull dmy0 :14;*/ /* should be extended to 32bits (lower 18bit is available) */
            Uint ea0o ; /* ea0 offset (for avoiding ld-mask-st, */
            /*Ull dmy1 :14;*/ /* should be extended to 32bits (lower 18bit is available) */
            Uint ea1b ; /* ea1 base (for avoiding ld-mask-st, */
            /*Ull dmy2 :14;*/ /* should be extended to 32bits (lower 18bit is available) */
            Uint ea1o ; /* ea1 offset (for avoiding ld-mask-st, */
            /*Ull dmy3 :14;*/ /* should be extended to 32bits (lower 18bit is available) */
            Uint top ; /* LMM-top virtual-address */
            /*Ull dmy4 : 1;*/
            Uint bot ; /* LMM-bot virtual-address */
            /*Ull dmy5 : 1;*/
            Ull dmy6 ;} addr[AMAP_DEPTH][EMAX_WIDTH]; /* +6000-7fff */
        struct {Ull reg[UNIT_WIDTH];} lddmrw[AMAP_DEPTH][EMAX_WIDTH];/* +8000-9fff *//*lddmq/trans-r,lddmq-w*/
        Ull dmy5[3072]; /* +a000-ffff */
    } i[EMAX_NCHIP]; /* 0000-ffff */
};
```

Figure.2.4: Control Registers

```

struct conf { /* final configuration info. for IMAX-CGRA */
    struct cdw0 { /* select EXE-in */
        Ull v      : 1; /* 0:inv, 1:insn mapped */
        Ull op1    : 6; /* alu_opcd */
        Ull op2    : 3; /* logical_opcd */
        Ull op3    : 3; /* sft_opcd */
        Ull ex1brs : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull exis   : 1; /* 0:ex1brs, 1:exdr(self-loop) */
        Ull ex1exp : 3; /* 0:H3210, 1:H1010, 2:H3232, 3:B5410, 4:B7632 */
        Ull ex2brs : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull ex2exp : 3; /* 0:H3210, 1:H1010, 2:H3232, 3:B5410, 4:B7632 */
        Ull ex3brs : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull ex3exp : 3; /* 0:H3210, 1:H1010, 2:H3232, 3:B5410, 4:B7632 */
        Ull e2is   : 2; /* 0:e2imm, 1:ex2, 2:ex3 */
#define E3IMMBITS 6
        Ull e3imm  : E3IMMBITS;
        Ull e3is   : 1; /* 0:e3imm, 1:ex3 */
        Ull init   : 2; /* bit0:activate s1+INIT0 bit1:activate s2+INIT0 */
        Ull fold   : 1; /* 0:normal, 1:load-exe-store folding */
        Ull mexOp  : 2; /* mex(sparse matrix) conditional 0:NOP, 1:AL, 2:OP_CMPA_LE, 3:GE */
        Ull mex0init: 1; /* mex(sparse matrix) 0:none, 1:INIT0? */
        Ull mex0dist: 3; /* distance 0:0, 1:1, 2:2, 3:4, 4:8, 5:16, 6:32, 7:64byte */
        Ull mex1op  : 2; /* mex(sparse matrix) conditional 0:NOP, 1:AL, 2:OP_CMPA_LE, 3:GE */
        Ull mex1init: 1; /* mex(sparse matrix) 0:none, 1:INIT0? */
        Ull mex1dist: 3; /* distance 0:0, 1:1, 2:2, 3:4, 4:8, 5:16, 6:32, 7:64byte */
        Ull mexlimit: 4; /* limit 0:0, 1:8, 2:16, ..., 10:4096, 11:8192, 12:16384, 13:32768 */
        Ull dmy00  : 1;
    } cdw0;
    struct cdw1 { /* select CEX-in and EAG-in */
        Ull cs0   : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull cs1   : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull cs2   : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull cs3   : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull cex_tab: 16; /* c3.c2.c1.c0 の組合せ (cop=NOP の場合,ffff) */
            /* 1111,1110,1101,1100,...,0001,0000 の各々に0/1を割り当てた16bitを指定 */
        Ull ea0op  : 5; /* mem_opcd */
        Ull ea0bs  : 2; /* 0:ea0br, 1:ea0dr(ea0br+self-loop), 2:ebbrs, 3:ea0dr(eabbs+self-loop) */
        Ull ea0os  : 1; /* 0:ea0or, 1:eaobrs */
        Ull ea0msk : 4; /* 14:64bit, 13:word1, 12:word0, 11-8:half3-0, 7-0:byte7-0 of offset */
        Ull ea1op  : 5; /* mem_opcd */
        Ull ea1bs  : 2; /* 0:ea1br, 1:ea1dr(ea1br+self-loop), 2:ebbrs, 3:ea1dr(self-loop) */
        Ull ea0ls  : 1; /* 0:ea1or, 1:eaobrs */
        Ull ea1msk : 4; /* 14:64bit, 13:word1, 12:word0, 11-8:half3-0, 7-0:byte7-0 of offset */
        Ull eabbs  : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
        Ull eaobrs : 4; /* 0:br0_0, 1:br0_1, ... 15:3_3 */
    } cdw1;
    struct cdw2 { /* select TR/BR-in */
        Ull ts0   : 4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
        Ull ts1   : 4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
        Ull ts2   : 4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
        Ull ts3   : 4; /* 0:br0_0, 1:br0_1, ... 15:br3_3 */
        Ull trs0  : 2; /* 0:lmwd0, 1:exdr, 2:ts0 */ /* 0:TR 外部書き込み用, 1,2:EX/TS 書き込み用 */
        Ull trs1  : 2; /* 0:lmwd1, 1:exdr, 2:ts1 */
        Ull trs2  : 2; /* 0:lmwd2, 1:exdr, 2:ts2 */
        Ull trs3  : 2; /* 0:lmwd3, 1:exdr, 2:ts3 */
        Ull mwsa  : 1; /* 0:lmwa, 1:ea0d */ /* 0:常時 lmwd 可能, 1,2:EXEC 時以外は強制 lmwd 可能 */
        Ull mws0  : 2; /* 0:lmwd0, 1:exdr, 2:ts0 */ /* 0:常時 lmwd 可能, 1,2:EXEC 時以外は強制 lmwd 可能 */
        Ull mws1  : 2; /* 0:lmwd1, 1:exdr, 2:ts1 */
        Ull mws2  : 2; /* 0:lmwd2, 1:exdr, 2:ts2 */
        Ull mws3  : 2; /* 0:lmwd3, 1:exdr, 2:ts3 */
        Ull brs0  : 2; /* 0:off, 1:mr10, 2:tr0, 3:mr0 */
        Ull brs1  : 2; /* 0:off, 1:mr11, 2:tr1, 3:mr1 */
        Ull brs2  : 2; /* 0:off, 1:mr12, 2:tr2, 3:exdr */
        Ull brs3  : 2; /* 0:off, 1:mr13, 2:tr3 */
        Ull mapdist: 6; /* 論理 UNIT 每にあるが, 本来は物理 UNIT に1つでよい */
        Ull lmm_mode: 2; /* 論理 LMM 每にセット 0:無効, 1:分割無, 2:2分割, 3:4分割 */
        Ull lmm_axiw: 1; /* AXI->LMM write 対象 (lmp/lmr/lmf/lmx の場合 1) */
        Ull lmm_axir: 1; /* AXI-<-LMM read 対象 (lmd/lmw/lmx の場合 1) */
        Ull dmy20  : 13;
    } cdw2;
    struct cdw3 { /* e2 immediate */
        Ull e2imm  : 64;
    } cdw3;
} conf[EMAX_DEPTH][EMAX_WIDTH]; /* 4dwords/unit costs 1cycle/unit: 4-parallel conf costs 1cycle/stage */

```

2.3 Programming model




Figure 2.6: Programming model of IMAX based on load-exec-store

It is common to employ compiler optimization to optimize a program for which the algorithm has been determined. However, in the case of von Neumann computers, the ultimate method for achieving high efficiency is still programming in assembly language. Since machine language instructions are executed logically in sequential, debugging is relatively easy with moderate knowledge. Similarly, CGRA aims to improve efficiency by mapping machine instruction level functions to a large number of arithmetic units at high density. However, in the conventional CGRA in which arithmetic units are interconnected in a

mesh shape, it is difficult to accurately express the operation by a sequential execution model such as the Neumann type, and it is extremely difficult to optimize and debug at the assembly language level. In addition, since the arithmetic unit group and the external memory are separated, a wide memory bus and SIMD operations are required. In order to improve the above points, IMAX uses a pair of arithmetic unit and memory as a basic component, and adopts a ring connection instead of a mesh connection for the network between arithmetic units. Therefore, it is not restricted by the SIMD operations and has a high degree of freedom regarding the mapping position of load-exec-store. The programming procedure is first load-exec-store dataflow description, then selection of appropriate local memory location and mapping of addresses, and finally tuning for maximum reuse of local memory.

Figure 2.6 shows a typical IMAX programming model. One logical UNIT (colored by light blue) has an ALU, two address generators (EAG), and dual port local memory, and four logical UNITS make up one row and four columns of CGRA. Each line of source code can also contain position information. The compiler selects one of the mapping patterns (a)-(d) depending on the presence or absence of position information and the data dependency, and maps it to an appropriate logical UNIT. (a) is a simple case where " $D = C + B * A$ " is calculated by using dual SIMD on arrays A, B, C, and D without describing the position information. First, load A, load B, and load C are mapped to the first row of CGRA (the fourth column is omitted). In the second row, fused multiplication and addition (FMA) and Store D are mapped (third and fourth columns are omitted). If no position information is described, a simple data flow from top to bottom is formed like this way.

On the other hand, (b) is a case where " $D = C + B * A$ " is calculated on arrays A, B, and C, and the result is written back to C. Position information is attached to the register C for load destination and register D for FMA destination, and the load and store to the array C are performed at the same time. Load A and load B are mapped on the first row of CGRA, and load C is mapped on the second row. When the temporal destination D of FMA operation is specified on the same row as register C, the inputs A, B, and C for the arithmetic unit are once sent to the bottom registers of the current row and then forwarded to the input of ALU. Since register D for storing to array C is also mapped to the same row, it becomes load-exec-store for array C in the same local memory.

(c) is a case where (b) is integrated in one row. Physically, only one dual-port local memory is located in one row of CGRA, and it looks like a four logical memory structure by time-domain multiplexing. Therefore, in (b), one physical local memory is shared by arrays A and B, whereas in (c), array C is also shared, so the available memory space per array decreases. If there is still a merit of integrating in one row, the position information is not attached to the destination register C, but the position information is attached only to the destination register D of FMA. First, load A, load B, and load C are mapped, and the FMA operation and store D operation for the array C are also mapped to the same row.

(d) is a case where the FMA operation is described as " $C = C + B * A$ " without using the temporary register D. No position information is attached to store C. On the source code, it is a repetition of the FMA operation that reloads the data stored in the local memory. However, the calculation that loads data from the same address after the previous store completes has a large overhead, and such kind of hardware operation should be avoided even by the CPU. On the other hand, in the case of CGRA, this operation can be easily absorbed by the accumulation in the arithmetic unit. The difference from (c) is that the FMA is not a simple load-exec-store, but the input C0 is the load result of the array C only for the first time of loop, and the result of the first FMA is connected to the next load-exec-store operation. Of course, in the case of a pipelined floating point arithmetic unit, the accumulation in the arithmetic unit cannot be executed every cycle. As mentioned above, IMAX has the advantage of not causing overhead in the operation of logical UNIT even if there is an accumulation due to 4-column multithreading, so (d) can be used without fear of performance degradation.

2.4 Templates of instructions

```
cex(OP_CEXE, &ex0-9, c3, c2, c1, c0, 16bit-pattern)
```

The c3, c2, c1, and c0 are 64bit values respectively. The each of 4bit result of the concatenation of four bit32 values and the concatenation of four bit0 values becomes an bit position of 16bit-pattern. Each of bit1 and bit0 of ex[0-9] are set to the bit value extracted from the 16bit-pattern. The bit1 and the bit0 of ex[0-9] correspond to the upper 32 bits and the lower 32 bits of the conditional store.

```
exe(OP_X, &var|&AR[0-63][0-3], s1, e1, s2, e2, s3, e3, OP_Y, s4, OP_Z, s5)
ex4(OP_X, &var|&AR[0-63], s1, e1, s2, e2, s3, e3, OP_Y, s4, OP_Z, s5)
```

Var or AR[0-63][0-3] is the destination of ALU, the former corresponds to no position information, and the latter corresponds to the position information. Each of 64-bit value of s1, s2 and s3 is sent to the ALU after modification by e1, e2 and e3 respectively. The modifiers are as follows.

EXP_H3210: no modification

EXP_H1010: lower 32bit is copied to upper/lower 32bit

EXP_H3232: upper 32bit is copied to upper/lower 32bit

EXP_B5410: byte5,4,1,0 is zero-extented to 16bit and concatenated

EXP_B7632: byte7,6,3,2 is zero-extented to 16bit and concatenated

OP_X, OP_Y and OP_Z cover arithmetic operations, logical operations and shift operations respectively. Each operation has dual SIMD mode where the upper 32bit and lower 32bit are managed independently. exe() is dual SIMD, and ex4() is octal SIMD.

```
exe(OP_X, &var, INIT0?var:var, e1, s2, e2, s3, e3, OP_Y, s4, OP_Z, s5)
```

"INIT0?var:var" is redundant in the meaning of C language because it is always "var". This expression is used by CGRA compiler as a hint to deal with multiple loops in CGRA without host intervention. Before starting the multiple loop, the host sets each initial value for the inner loop in the CGRA. Normally, when the inner loop is completed, the host needs to intervene to reinitialize the internal registers. However, in IMAX, the variable in which "INIT0?var:var" is described can be reinitialized by CGRA using the initial values, and can successfully eliminate the overhead of host intervention. Specifically, assuming that the initial value is set in var, the initial value set in advance by the host is used as the first input of the ALU for the first time (INIT0=1) of LOOP0, and the operation can be continued by switching the input to the output of ALU.

```
exe(OP_X, &var, var, e1, INIT0?s2:0, e2, s3, e3, OP_Y, s4, OP_Z, s5)
```

This is also a hint to deal with multiple loops in CGRA without host intervention. When "INIT0?S2:0" is described, the data path is switched so that s2 is the second input of the ALU for the first time (INIT0=1) of LOOP0, and 0 is the second input from the next iteration. It can be used to calculate the start address of a 2D subarray.

```
mex(OP_MEX2, &s2, INIT0?s20:s2, INIT0?0:expr, OP_MEX1, &s1, INIT0?s10:s1
INIT0?0:expr, limit, BR[0-63][0-3][1], BR[0-63][0-3][0])
```

This is an address calculation auxiliary description for performing multiple-loop sparse matrix calcu-

lation and merge sort without host intervention. "INIT0?s20:s2" and "INIT0?s10:s1" correspond to the base address, and "INIT0?0:expr" corresponds to the offset for increment. For the first time (INIT0=1) of LOOP0, s20 and s10 (initial values) are stored in s2 and s1 respectively. From the next iteration, the upper 32 bit of the two 64bit data read from the local memory last time are compared, and s2 and s1, that are the output of EAGs, are added with 0 or expr depending on the comparison. And limit is the distance for merge sort. Refer to the sample program for detail. OP_MEX is as follows.

OP_NOP: always base is used

OP_ALWAYS: always base+offset is used

OP_CMPA.LE: if upper 32bit ($BR[0][1]$) \leq upper 32bit ($BR[0][0]$) then base+offset, else base is used

OP_CMPA.GE: if upper 32bit ($BR[0][1]$) \geq upper 32bit ($BR[0][0]$) then base+offset, else base is used

```
mop(OP_X, ex9-0, &src|&dst, base, offset, mask, top, len, block, force, ptop, plen)
mo4(OP_X, ex9-0, &src|&dst, base, offset, mask, top, len, block, force, ptop, plen)
```

Description of load or store operations for local memory. Each field is as follows.

OP_X: dual SIMD load or store operation according to the data width, mo4 is for octal SIMD

ex0-9: constant "3" for unconditional store, variable for conditional store

src|dst: destination register for load, source source register for store

base: the base part of the memory address "base + mask (offset)", the host memory address can be used as it is, no need to be aware of address translation because the address in local memory is automatically translated by the cooperation of the compiler and hardware

offset: the offset part, note that the unit of offset is 1 byte

mask: the final address is base plus the value of the offset register modified by mask, the mask is as follows

MSK_B0: 64bit zero-extension of bit7-0

MSK_B1: 64bit zero-extension of bit15-8

MSK_B2: 64bit zero-extension of bit23-16

MSK_B3: 64bit zero-extension of bit31-24

MSK_B4: 64bit zero-extension of bit39-32

MSK_B5: 64bit zero-extension of bit47-40

MSK_B6: 64bit zero-extension of bit55-48

MSK_B7: 64bit zero-extension of bit63-56

MSK_H0: 64bit zero-extension of bit15-0

MSK_H1: 64bit zero-extension of bit31-16

MSK_H2: 64bit zero-extension of bit47-32

MSK_H3: 64bit zero-extension of bit63-48

MSK_W0: 64bit zero-extension of bit31-0

MSK_W1: 64bit zero-extension of bit63-32

MSK_D0: bit63-0 as it is

top: the start address of the host main memory for burst operation, in which host DMA controller transmit data to/from LMM

len: the length of the burst operation, the unit is 1 word (4 bytes) and the rate is 256 bits per cycle. If constant(0) is specified, DMA is suppressed. This case is used for double buffering in the same LMM.

block: not used in IMAX (only for DMA gather parameter in EMAX5)

force: different behavior in load or store operation as follows

- 0:** In the case of load, if the start address and length of DMA last time are the same, DMA is not started and LMM is reused. In the case of store, data is transferred from the LMM to the host main memory after the burst operation. However, if the delayed drain (with the next burst operation) is specified, DMA is suppressed.
- 1:** In the case of load, DMA from the host main memory to LMM is always invoked. Typical case is when the contents are different even if the address is the same, such as the input of an external device. In the case of store, a partial store (store only in some selected some addresses) is assumed, and data is temporarily transferred in advance from the host main memory to LMM before the burst operationn. However, if the address range is the same as the previous, DMA is suppressed.

ptop: start address of overlapped DMA performed during burst operation. In the case of load, the input required for the next burst operation is transferred from the host main memory to LMM during the burst operation (prefetch). In the case of store, the result of the previous burst operation is transferred from LMM to the host main memory during the burst operation (delayed drain). When mapdist=0, load / store and prefetch / drain are performed on the same LMM.

plen: length of overlapped DMA. The unit is 1 word (4 bytes).

2.5 List of instructions

Table.2.2: Memory operations

unit	usage	mode	description
MEX	_ALWAYS,CMPA,_LE,_GE (&base, INIT0?init:base, INIT0?0:[0-64], s2, s1)	sparse matrix	LMM indexed-access
LD	LDR (-, (Ull*)d, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	64bit lmm	LMM rand-access
	LDWR (-, (Ull*)d, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	u32bit lmm	LMM rand-access
	LDBR (-, (Ull*)d, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	u8bit lmm	LMM rand-access
	LDRQ (-, (Ull*)d, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	64bit*4 lmm	LMM rand-access
	LDDMQ (ex(b0), (Ull*)d, base(++) , off, msk, -, -, -, -, -)	64bit*4 mem	Direct access to MM
ST	STR (ex, s, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	64bit lmm	LMM rand-access
	STWR (ex(b0), s, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	32bit lmm	LMM rand-access
	STBR (ex(b0), s, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	8bit lmm	LMM rand-access
	STRQ (-, (Ull*)s, base(++) , off, msk, top, len, blk, force-read, ptop, plen)	64bit*4 lmm	LMM rand-access
	TR (ex(b0), (Ull*)s, -, -, -, func(), -, -, -, -)	64bit*4 exec	Send transaction
<ul style="list-style-type: none"> - pair of LDR(BR[0][1], adr+8) and LDR(BR[0][0], adr) w/ 8B-aligned adr can load two 64bit data to BR[0][1/0] from LMM. - pair of LDR(BR[0][1], adr+8) and LDR(BR[0][0], adr) w/ 8B-unaligned adr can load 64bit data to BR[0][0] from LMM. - ex is 2bit (b1 controls word1, b0 controls word0) - msk is 14:64bit, 13:word1, 12:word0, 11-8:half3-0, 7-0:byte7-0 of offset - base++ increments address by the size of element. 			
<ul style="list-style-type: none"> - LD with force-read=0 and ptop==NULL generates current(lmr) and reuse LMM 実行前に主記憶から LMM データ転送。先頭アドレスが前回と同一の場合は再利用 - LD with force-read=1 and ptop==NULL generates current(lmf) and !reuse LMM 実行前に必ず主記憶から LMM データ転送。動画データ等、先頭アドレスが同一でも内容が異なる場合に使用 - LD with force-read=0 and ptop!=NULL generates current(lmr) and next(lmp) 実行前の主記憶から LMM へのデータ転送はせず、次回実行中にプリフェッч mapdist=0 の場合、同一 LMM にて、LD と実行中プリフェッチを同時実行 - LDDMQ set f=1 and p=1 in lmmc automatically 			
<ul style="list-style-type: none"> - ST with force-read=0 and ptop==NULL generates current(lmw) and reuse+wback LMM 実行後に LMM から主記憶 M データ転送 - ST with force-read=1 and ptop==NULL generates current(lmx) and !reuse+wback LMM 先頭アドレスが前回と同一の場合、実行後の LMM から主記憶へのデータ転送はない 先頭アドレスが変化しない LMM への追加的累算の場合、初回のみ主記憶から LMM へ初期値を転送し、 途中の主記憶-LMM 間転送はしない、最後に先頭アドレスが変化した際に主記憶へ書き戻す - ST with force-read=0 and ptop!=NULL generates current(lmw) and prev(lmd) 実行後の LMM から主記憶へのデータ転送はせず、次回実行中にドレイン mapdist=0 の場合、同一 LMM にて、ST と実行中ドレインを同時実行 - TR set f=1 and p=1 in lmmc automatically 			




Figure.2.7: Connection network between registers and arithmetic units

Table 2.2 shows the memory operation description format for IMAX. For the programming, the location of the store data should be focused first. The store address should be aligned to the width of data.

Table 2.3 shows the ALU operation description format for IMAX. The register width is 64 bits, and the basic data type is two-element concatenation of single precision operation for floating-point arithmetic, two-element concatenation of 32-bit width for integer arithmetic, and four-element concatenation of 16-bit width or eight-element concatenation for media operation. AND, OR, XOR, SUMHH, and SUMHL can independently input the previous stage's register outputs. By specifying the output **d** of integer-add/sub as the input, cascade operation inside the unit is possible. In addition, SLL, SRL, SRAA, SRAB, and SRLM can independently use the output register of the previous stage as input. By specifying the output **d** of integer-add/sub and the output **D** of AND, OR, XOR, SUMHH, and SUMHL as input,

Table.2.3: ALU operations

unit	usage	mode	description
CEX	CEXE ((char*)ex, c3, c2, c1, c0, imm)	2bit 4in 16bit	word-wise(w1/w0) conditional execution
EX 1,2,3	ex4.SFMA (Ull*)d s1, (s1, (Ull*)s2, (Ull*)s3, s4)	8bit*32 3in	stochastic s1+s2*s3 div=s4 -l 8bit
	ex4.FMA (Ull*)d s1, ((Ull*)s1, (Ull*)s2, (Ull*)s3)	32bit*2*4 3in	floating-point s1+s2*s3
	ex4.FMS (Ull*)d s1, ((Ull*)s1, (Ull*)s2, (Ull*)s3)	32bit*2*4 3in	floating-point s1-s2*s3
	ex4.FAD (Ull*)d s1, ((Ull*)s1, (Ull*)s2, -)	32bit*2*4 2in	floating-point s1+s2
	ex4.FML (Ull*)d s1, ((Ull*)s1, (Ull*)s2, -)	32bit*2*4 2in	floating-point s1*s2
EX1	CFMA (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	32bit*1 3in	floating-point s1+s2*s3 if hi(s2)==hi(s3)
	FMA (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	32bit*2 3in	floating-point s1+s2*s3
	FMS (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	32bit*2 3in	floating-point s1-s2*s3
	FAD (Ull*)d &s1, (s1, exp, s2, exp, -, -)	32bit*2 2in	floating-point s1+s2
	FML (Ull*)d &s1, (s1, exp, s2, exp, -, -)	32bit*2 2in	floating-point s1*s2
EX	ex4.ADD3 (Ull*)d s1, ((Ull*)s1, (Ull*)s2, (Ull*)s3)	32bit*2*4 3in	integer add s1+s2+s3
	ex4.SUB3 (Ull*)d s1, ((Ull*)s1, (Ull*)s2, (Ull*)s3)	32bit*2*4 3in	integer subtract s1-(s2+s3)
	ex4.ADD (Ull*)d s1, ((Ull*)s1, (Ull*)s2, -)	32bit*2*4 2in	integer add s1+s2
	ex4.SUB (Ull*)d s1, ((Ull*)s1, (Ull*)s2, -)	32bit*2*4 2in	integer subtract s1-s2
	ADD3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	32bit*2 3in	integer add s1+(s2+s3)
	SUB3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	32bit*2 3in	integer subtract s1-(s2+s3)
	ADD (Ull*)d &s1, (s1, exp, s2, exp, -, -)	32bit*2 2in	integer add s1+s2
	SUB (Ull*)d &s1, (s1, exp, s2, exp, -, -)	32bit*2 2in	integer subtract s1-s2
	CMP_{EQ NE LT LE GT GE} ((Ull*)d, s1, s2)	32bit*2 2in	word-wise(w1/w0) compare and set 1*2bit-CC
	CMOV (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	2,32bit*2 2in	word-wise(w1/w0) conditional move
EX2	MAUH3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	16bit*4 3in	s1.exp+(s2.exp+s3.exp)
	MAUH (Ull*)d &s1, (s1, exp, s2, exp, -, -)	16bit*4 2in	s1.exp+s2.exp
	MSUH3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	16bit*4 3in	s1.exp-(s2.exp+s3.exp)
	MSUH (Ull*)d &s1, (s1, exp, s2, exp, -, -)	16bit*4 2in	s1.exp-s2.exp
	MLUH (Ull*)d &s1, (s1, exp, s2, exp, -, -)	(11bit*4)*9bit	s1.exp*s2.exp
	MMRG (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	8bit*2 3in	s1.b4 s2.b4 s3.b4 0→w1,s1.b0 s2.b0 s3.b0 0→w0
	MSSAD (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	16bit*4	s1.h3+df(s2.b7,s3.b7)+df(s2.b6,s3.b6)→d.h3
		8bit*8 2in	s1.h2+df(s2.b5,s3.b5)+df(s2.b4,s3.b4)→d.h2
			s1.h1+df(s2.b3,s3.b3)+df(s2.b2,s3.b2)→d.h1
			s1.h0+df(s2.b1,s3.b1)+df(s2.b0,s3.b0)→d.h0
EX3	MSAD (Ull*)d &s1, (s1, exp, s2, exp, -, -)	16bit*4 8bit*8 2in	df(s1.b7,s2.b7)+df(s1.b6,s2.b6)→d.h3 df(s1.b5,s2.b5)+df(s1.b4,s2.b4)→d.h2 df(s1.b3,s2.b3)+df(s1.b2,s2.b2)→d.h1 df(s1.b1,s2.b1)+df(s1.b0,s2.b0)→d.h0
	MINL3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	16bit*4 3in	(s3.h3< s3.h2)?s1.h3 s3.h3:s2.h3 s3.h2→d.w1 (s3.h1< s3.h0)?s1.h1 s3.h1:s2.h1 s3.h0→d.w0
	MINL (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	16bit*4 2in	(s1.h2< s2.h2)?s1.w1:s2.w1→d.w1 (s1.h0< s2.h0)?s1.w0:s2.w0→d.w0
	MH2BW (Ull*)d &s1, (s1, exp, s2, exp, -, -)	16bit*4 2in	s1.b6 s1.b4 s2.b6 s2.b4 s1.b2 s1.b0 s2.b2 s2.b0
	MCAS (Ull*)d &s1, (s1, exp, s2, exp, -, -)	16bit*2 2in	(s1.h2< s2.h2)?0:0xff→d.b4 (s1.h0< s2.h0)?0:0xff→d.b0
	MMID3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	8bit*8 3in	bytewise compare and output middle
	MAXM3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	8bit*8 3in	bytewise compare and output maximum
	MMIN3 (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	8bit*8 3in	bytewise compare and output minimum
	MAX (Ull*)d &s1, (s1, exp, s2, exp, -, -)	8bit*8 2in	bytewise compare and output maximum
	MMIN (Ull*)d &s1, (s1, exp, s2, exp, -, -)	8bit*8 2in	bytewise compare and output minimum
EX2	MAJ (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	32bit*2 3in	(r1&0xffffffff0..0LL) (((r1&r2)^(r1&r3)^(r2&r3))&0xffffffffLL) (r1&0xffffffff0..0LL) (((r1&r2)^(~r1&r3))&0xffffffffLL)
	CH (Ull*)d &s1, (s1, exp, s2, exp, s3, exp)	32bit*2 3in	
	AND (Ull*)d, (s4)	cascadable	64bit 2in
	OR (Ull*)d, (s4)	cascadable	64bit 2in
	XOR (Ull*)d, (s4)	cascadable	64bit 2in
EX3	SUMHH (Ull*)d, (-)	cascadable	16bit*4 1in
	SUMHL (Ull*)d, (-)	cascadable	16bit*4 1in
	ROTS (Ull*)d, (s4)	cascadable	32bit*2 2in
	SLL (Ull*)d, (s5)	cascadable	32bit*2 2in
	SRL (Ull*)d, (s5)	cascadable	32bit*2 2in
EX3	SRAA (Ull*)d, (s5)	cascadable	32bit*2 2in
	SRAB (Ull*)d, (s5)	cascadable	32bit*2 2in
	SRLM (Ull*)d, (s5)	cascadable	16bit*4 2in
- exp is 0:64bit→16bit[4], 1:low32bit→32bit[2], 2:high32bit→32bit[2] - exp is 3:byte5,4,1,0→16bit[4], 4:byte7,6,3,2→16bit[4] - (Ull*)s1,(Ull*)s2,(Ull*)s3,(Ull*)d are pointers and s1, s2, s3 are values - c3, c2, c1, c0 are 1*2bit-values, and (char*)ex is a pointer - .b[7:0] is 8bit portion, .h[3:0] is 16bit portion and .w1 w0 is 32bit portion in 64bit respectively - d s1 is d:normal operation, s1:accumulation. succeeding operations with s1 reffer the result.			

cascade operation inside the unit is possible. That is, there are maximum of three operations can be cascaded inside unit: integer-add/sub, logical operation, and shift operation. CMP, CEPE, and CMOV are descriptions for conditional execution. A condition code can be generated by CMP, an execution condition for load store combining multiple condition codes can be generated by CEPE, and conditional assignment by a single condition code can be performed by CMOV. The output of CEPE can be used for the execution condition ex of the load/store description described above. Figure 2.7 shows the relationship between the operation description and the operation unit mapping.

2.6 Overlapping of prefetch and drain

In the stencil calculation, (1) the immediately preceding continuous operation writes back the operation result stored in the LMM to the main memory, (2) Continuous operation of arithmetic unit using input data prepared in LMM, and (3) prefetches data (that is necessary for the next continuous operation) from the main memory to the LMM. (1), (2), and (3) can be performed simultaneously for high speed. Following methods will be explained: (a) Method in which a programmer explicitly describes all of (1) to (3). (b) Method in which only (2) is described while (1) and (3) are automatically generated by the compiler. In the former case, only (3) is enabled because the input data is not completed in the first continuous operation. Similarly, in the final continuous operation, a mechanism that enables only (1) is required. In the latter case, (3) cannot be automatically generated from the information in (2) unless it is a simple stencil calculation, and cannot correspond to a discrete stencil. It is also difficult to detect the last (2) and automatically add the single (1). From the above, the former is adopted in IMAX. Figure 2.8 is an example of kernel_cgra (): Regarding (1), in post-processing part inside kernel_top (), writing the calculation result remaining in the LMM where the STRQ is stored to the main memory can be performed by calling emax5_drain_dirty_lmm (). Regarding (3), the start address, distance, and length for prefetching data to the LMM for the next stage (the distance between stages is specified by map_dist) can be performed at the same time with reading data from the LMM. That can be set by the last three arguments of LDRQ Instruction.

```
#define XSIZE 1024
#define YSIZE 1024
double A[YSIZE][XSIZE];
double B[YSIZE][XSIZE];
double C[YSIZE][XSIZE];
double D[YSIZE][XSIZE];

kernel_top(status) int *status; /* CPU always starts from kernel_top() */
{
    pre_processing;
    for (y=0; y<YSIZE; y++)
        kernel_cgra(y);
//EMAX5A drain_dirty_lmm ← (1) ★
    return (status);
}
kernel_cgra(y) int y; /* If CGRA is not available, CPU executes. */
{ /* D = A * B + C */
//EMAX5A begin map_dist=1
    while (loop--) { /* mapped to while() on BR[15][0][0] */
        mo4(LDRQ, 1, src1, a++, 0, msk, A[y], XSIZE, 0, 0, A[y+1]); /* prefetch */← (3) ★
        mo4(LDRQ, 1, src2, b++, 0, msk, B[y], XSIZE, 0, 0, B[y+1]); /* prefetch */← (3) ★
        mo4(LDRQ, 1, src3, c++, 0, msk, C[y], XSIZE, 0, 0, C[y+1]); /* prefetch */← (3) ★
        ex4(FMA, dst1, src1, src2, src3);
        mo4(STRQ, 1, dst1, d++, 0, msk, NULL, XSIZE, 0, 0, D[y-1]); /* late drain */← (1) ★
    }
//EMAX5A end
}
```

Figure.2.8: Overlapping with prefetch/drain

2.7 Multichip support

In an application program written in C language, the acceleration target program is embedded as an ARMv8 binary by the IMAX compiler, and when the ARM enters the acceleration target program, the mapping information of IMAX is written to a predetermined main storage address. ARM activates IMAX after transferring necessary data to the LMM group of IMAX by DMA. Operating applications include stereo matching, two types of light field image processing, nine types of image filters including super resolution, matrix multiplication (mm), convolutional neural network (cnn), three types of tensor kernels, five types of stencil computations (grapes, jacobi, fd6, resid, wave2d), three types of inverse matrix kernels, three types of VBGMM kernels, and string search. To use the multi-loop execution function and multichip function of IMAX, the description capability was improved and the compiler function was extended. One important point of description method is that: For a specific source code, EMAX compiler can generate the same binary output results as the normal CPU-compilers do. Figure 2.9 shows a description example after expansion. This is a function in which the triple loop description starting from EMAX5A is mapped to the entire system in one start-up time of IMAX. The outermost loop is associated with multiple chips, and the middle and innermost loops are associated with multiple loop execution functions in each chip. In this source program, binaries can be generated by a normal compiler by creating a library of exe (operation) and mop (memory reference) functions of each unit, and the algorithm can be verified by a normal debugger. After confirming the algorithm, a binary for IMAX is generated using the IMAX compiler (9K lines in C language, etc.) that has supported the multiple loop execution function and the multichip function. When developing environment for CGRA accelerator, **there should be a method to determine the cause is from the algorithm or from the implementation once the program does not operate as expected. We can provide such method by arrange units of IMAX linearly (linear array) instead of two-dimensional arrangement found in normal CGRAs.**

```
//EMAX5A begin x1 mapdist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) {
/*2*/ for (INIT1=1,LOOP1=RMGRP,rofs=0-M*4; LOOP1--; INIT1=0)
/*1*/ for (INIT0=1,LOOP0=M-2,cofs=(0-4)&0x00000000fffffffLL; LOOP0--; INIT0=0) {
    exe(OP_ADD,      &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    exe(OP_ADD,      &rofs, rofs, EXP_H3210, INIT0?M*4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    exe(OP_ADD,      &rofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    mop(OP_LDWR,     1, &BR[2][0][1], (U11)kp00[CHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K);
    mop(OP_LDWR,     1, &BR[2][0][0], (U11)kp01[CHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K);
    mop(OP_LDWR,     1, &BR[2][1][1], (U11)kp02[CHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K);
    mop(OP_LDWR,     1, &BR[2][1][0], (U11)kp03[CHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K);
    mop(OP_LDWR,     1, &BR[2][2][1], (U11)ip00, oofs, MSK_DO, (U11)it00, M*RMGRP, 0, 0, (U11)NULL, M*RMGRP);
```

Figure.2.9: Description example of multi-chip and multi-loop by **for** statement

2.8 Dynamic DMA concatenation and invocation

Normally, one DMA is activated for each mop or mo4. However, if top and len are the same as a string, the compiler merges all DMAs into one DMA in the same unit, the same row, the same chip, and all IMAX. Dynamic DMA concatenation, on the other hand, checks at run time if the current top+len is equal to the top of the next row, even if they are not identical as strings. If they are the same, the DMA can be concatenated. Dynamic DMA concatenation is a function to combine DMAs into one when it is a continuous memory area as a whole. Each LMM of IMAX2 knows its own memory range, constantly inspects the address information flowing from the AXI interface, and performs READ / WRITE if applicable. If the number of DMA activations is reduced by dynamic DMA concatenation, the overall speed can be increased with no loss of the function. Dynamic DMA concatenation and the condition of DMA invocation is shown in Figure 2.10.

```

emax6_check_lmmi_and_dma(int mode, int phase, int lastdist, int c, int i, int j)
{
    int k, m = (i+lastdist)%EMAX_DEPTH; /* lmmo-index */
    int lmmc_topz;
    int lmmc_ofsz;
    int lmmo_stat;
    int lmc_stat;
    int lmm_ready;
    int lmm_readz;
    int mark;
    struct lmmi *lmmiop = &emax6.lmmi[c][m][j][emax6.lmmio];
    struct lmmi *lmmicp = &emax6.lmmi[c][i][j][emax6.lmmic];
    struct lmmi *lmmiop1 = &emax6.lmmi[c][(m+i)%EMAX_DEPTH][j][emax6.lmmio];
    struct lmmi *lmmicp1 = &emax6.lmmi[c][(i+1)%EMAX_DEPTH][j][emax6.lmmic];
    U11 dmadr;
    int dmlen;
    U11 dmnxz;
    int dmrw; /* 0:mem->lmm 1:lmm->mem */
    static U11 concat_adr[EMAX_NCHIP]; /* NULL:invalid, !NULL:top_addr */
    static int concat_len[EMAX_NCHIP]; /* byte-len */
    /* check_lmmi */
    if ((phase == 1 && mode == 0) || phase == 2 || phase == 3) { /* (drain && array) || load || exec */
        lmmc_topz = (lmmicp->top == 0);
        lmmc_ofsz = (lmmicp->ofs == 0);
        lmmo_stat = (lmmiop->rw<<3)|(lmmiop->r<<2)|(lmmiop->p<<1)|(lmmiop->p); /* v/rw/f/p */
        lmmc_stat = (lmmicp->v & ~lmmicp->hcropy & ~lmmicp->vcopy & ((lmmicp->f&lmmicp->p) | !lmmc_topz))<<3|(lmmicp->rw<<2)|(lmmicp->f<<1)|(lmmicp->p);
        lmm_ready = (lmmiop->v && lmmiop->blk == lmmiop->blk && lmmiop->len == lmmiop->len && lmmiop->top == lmmiop->top);
        lmm_readz = (lmmiop->v && lmmiop->blk == lmmiop->blk && lmmiop->len == lmmiop->len && (lmmiop->top+(S11)(int)lmmiop->ofs) == lmmiop->top);
    }
    /* lmx: bitmap を検査し、現 addr+len と次 addr を比べ、連続なら連結した次 addr/len を保存。最終または不連続なら保存 addr/len または現 addr/len を使つて DMA */
    if (phase == 1) { /* drain */
        if ((mode==0 && lmmo_stat!=13 && (emax6.lmmd[m][j]&=(1<<c)); /* 2 lmv&!lmd */
            { mark=1; emax6.lmmd[m][j]&=(1<<c); dmadr=lmmiop->top; dmlen=lmmiop->len; dmnxz=lmmiop1->top; dmrw=1; }/* ● 2 lmv&!lmd drain */
        else if (mode==0 && lmmo_stat!=14 && !lmm_ready && (emax6.lmmd[m][j]&=(1<<c));
            { mark=1; emax6.lmmd[m][j]&=(1<<c); dmadr=lmmiop->top; dmlen=lmmiop->len; dmnxz=lmmiop1->top; dmrw=1; }/* ● 4 lmx drain */
        else if (mode==1 &&
            { mark=1; emax6.lmmd[i][j]&=(1<<c); dmadr=lmmiop->top; dmlen=lmmiop->len; dmnxz=lmmiop1->top; dmrw=1; }/* ☆ drain_dirty_lmm */
        else
            { mark=0; }
        }
        else if (phase == 2) { /* load */
            if ((lmmc_stat== 8 && !lmm_ready) /* ● 1 lmr & !ready */
                || (lmmc_stat== 9 && !lmm_readz) /* ● 7 lmp & !readz */
                || (lmmc_stat==10 ) /* ● 3 lmf always load */
                || (lmmc_stat==14 && !lmm_ready)) { mark=1; dmadr=lmmicp->top; dmlen=lmmicp->len; dmnxz=lmmicp1->top; dmrw=0; }/* ● 3 lmx always load */
            else
                { mark=0; }
        }
        else if (phase == 3) { /* exec */
            if ((lmmc_stat== 9 && (!lastdist||!lmmc_ofsz)) { mark=1; dmadr=lmmicp->top; dmlen=lmmicp->len; dmrw=0; }/* ● 5 lmp */
            else if (lmmc_stat==12||lmmc_stat==14){mark=0; emax6.lmmd[i][j]&=(1<<c); /* 6 lmv/lmx */
            else if (lmmc_stat==13 ){mark=emax6.lmmd[m][j]&=(1<<c); emax6.lmmd[m][j]|=((!lastdist)<<c); dmadr=lmmicp->top; dmlen=lmmicp->len; dmnxz=lmmicp1->top; dmrw=1; }/* ● 6 lmd & dirty */
            else
                { mark=0; }
        }
        if (mark) {
            if (phase == 1) { /* drain */
                /* concat_adr=0 adr0,L=0 | adr1,L=0 | adr2,L=0 */
                /* concat_adr=adr0,L=0 adr0,L=0,mark=0 | adr1,L=0 | adr2,L=0 */
                /* concat_adr=adr0,L=1 mark=0 | adr1,L=0,mark=0 | adr2,L=0 */
                /* concat_adr=adr0,L=2 mark=0 | mark=0 | adr2,L=0,mark=1 */
                if ((emax6.lmmd[(m+1)%EMAX_DEPTH][j]&(1<<c)) && (dmadr+(dmlen+1)*sizeof(UInt)) == dmnxz) {
                    if (!concat_adr[c]) { concat_adr[c] = dmadr; concat_len[c] = dmlen; }
                    else
                        { concat_len[c] += dmlen+1; }
                    if (concat_len[c] < 8192) mark = 0;
                }
                else {
                    if (concat_adr[c])
                        { concat_len[c] += dmlen+1; }
                }
            }
            else if (phase == 2) { /* load */
                if (lmmiop1->v && (dmadr*(dmlen+1)*sizeof(UInt)) == dmnxz) {
                    if (!concat_adr[c]) { concat_adr[c] = dmadr; concat_len[c] = dmlen; }
                    else
                        { concat_len[c] += dmlen+1; }
                    if (concat_len[c] < 8192) mark = 0;
                }
                else {
                    if (concat_adr[c])
                        { concat_len[c] += dmlen+1; }
                }
            }
        }
        /* dma */
        if (mark) {
            emax6.rw = dmrw;
            if (phase == 1) { /* drain */
                emax6.ddraddr = (concat_adr[c])?concat_adr[c]:dmadr; /* address should be 4B-aligned */
                emax6.lmmaddr = emax6.ddraddr;
                emax6.dmalen = (concat_adr[c])?concat_len[c]:dmlen; /* length should be # of words */
            }
            else if (phase == 3 && dmrw==1) { /* pdrain */
                emax6.ddraddr = dmadr+(S11)(int)lmmicp->ofs; /* ★★★ PDRAIN address should be 4B-aligned */
                emax6.lmmaddr = emax6.ddraddr;
                emax6.dmalen = dmlen; /* length should be # of words */
            }
            else if (phase == 2 /* load */ ||(phase == 3 && dmrw==0)) { /* inf */
                if (lmmiop1->blk==0) { /* inf */
                    if (phase == 2) { /* load */
                        emax6.ddraddr = (concat_adr[c])?concat_adr[c]:dmadr; /* address should be 4B-aligned */
                        emax6.lmmaddr = emax6.ddraddr;
                        emax6.dmalen = (concat_adr[c])?concat_len[c]:dmlen; /* length should be # of words */
                    }
                    else {
                        emax6.ddraddr = dmadr+(S11)(int)lmmicp->ofs; /* ★★★ PLOAD address should be 4B-aligned */
                        emax6.lmmaddr = emax6.ddraddr;
                        emax6.dmalen = dmlen; /* length should be # of words */
                    }
                }
            }
            concat_adr[c] = 0;
            emax6_kick_dma(j);
        }
    }
}

```

Figure.2.10: Dynamic DMA concatenation and condition of DMA invocation

Chapter 3

Examples

3.1 Tuning of applications

Here is an example of tuning method for Tone_curve.



Figure 3.1: Tone curve

3.1.1 Describing algorithms in C

```
/* CPU */
for (row=0; row<HT; row++) {
    for (col=0; col<WD; col++) {
        Uint pix = hin[row*WD+col];
        hout0[row*WD+col]
            = ((ht)[pix>>24])<<24 | (ht[256+((pix>>16)&255)])<<16 | (ht[512+((pix>>8)&255)])<<8;
    }
}
```

3.1.2 CUDA algorithm description

```
/* GPU */
if (cudaSuccess != cudaMemcpy(din, hin, sizeof(Uint)*WD*HT, cudaMemcpyHostToDevice))
    { printf("can't cudaMemcpy\n"); exit(1); }
if (cudaSuccess != cudaMemcpy(dt, ht, sizeof(Uint)*256*3, cudaMemcpyHostToDevice))
    { printf("can't cudaMemcpy\n"); exit(1); }
dim3 Thread = dim3(THREADX, THREADY, 1);
dim3 Block = dim3(BLOCKX, BLOCKY, 1);
tone_curve<<<Block,Thread>>>(dout, din, dt); /* search triangle in {frontier,next} */
if (cudaSuccess != cudaMemcpy(hout1, dout, sizeof(Uint)*WD*HT, cudaMemcpyDeviceToHost))
    { printf("can't cudaMemcpy\n"); exit(1); }
__global__ void tone_curve(Uint *out, Uint *in, Uchar *t)
{
    int row, col;
    row = blockIdx.y*blockDim.y + threadIdx.y;
    col = blockIdx.x*blockDim.x + threadIdx.x;
    Uint pix = in[row*WD+col];
    out[row*WD+col] = ((t)[pix>>24])<<24 | (t[256+((pix>>16)&255)])<<16 | (t[512+((pix>>8)&255)])<<8;
    __syncthreads();
}
```

3.1.3 C language description for IMAX (1 pixel per cycle)

```

void tone_curve(r, d, t)
    unsigned int *r, *d;
    unsigned char *t;
{
    U11 t1 = t;
    U11 t2 = t+256;
    U11 t3 = t+512;
    U11 BR[16][4][4]; /* output registers in each unit */
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15,
        r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    int loop=WD;
//EMAX5A begin tone_curve mapdist=0
    while (loop--) {
        mop(OP_LDWR, 1, &BR[0][1][1], (U11)(r++), OLL, MSK_D0, (U11)r, 320, 0,0, (U11)NULL, 320);/* stage#0 */
        mop(OP_LDBR, 1, &BR[1][1][1], (U11)t1, BR[0][1][1], MSK_B3, (U11)t1, 64, 0,0, (U11)NULL, 64); /* stage#1 */
        mop(OP_LDBR, 1, &BR[1][2][1], (U11)t2, BR[0][1][1], MSK_B2, (U11)t2, 64, 0,0, (U11)NULL, 64); /* stage#1 */
        mop(OP_LDBR, 1, &BR[1][3][1], (U11)t3, BR[0][1][1], MSK_B1, (U11)t3, 64, 0,0, (U11)NULL, 64); /* stage#1 */
        exe(OP_MMRC, &r1, BR[1][1][1], EXP_H3210, BR[1][2][1], EXP_H3210, BR[1][3][1], EXP_H3210, OP_NOP, 0, OP_NOP, 0);
        mop(OP_STWR, 3, &r1, (U11)(d++), OLL, MSK_D0, (U11)d, 320, 0,0, (U11)NULL, 320);/* stage#2 */
    }
//EMAX5A end
}

```




Figure.3.2: Tone curve 1 pixel per cycle

3.1.4 C language description for IMAX (2 pixels per cycle)





Figure.3.3: Dual tone curve

```

void tone_curve(r, d, t)
    unsigned int *r, *d;
    unsigned char *t;
{
    Ull t1 = t;
    Ull t2 = t+256;
    Ull t3 = t+512;
    Ull BR[16][4][4]; /* output registers in each unit */
    Ull r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, , r31;
    int loop=WD/2;
//EMAX5A begin tone_curve mapdist=0
    while (loop--) {
        mop(OP_LDR, 1, &BR[0][1][1], (Ull)(rr++), OLL, MSK_D0, (Ull)r, 320, 0, 0, (Ull)NULL,320); /* stage#0 */
        mop(OP_LDBR, 1, &BR[1][1][1], (Ull)t1, BR[0][1][1], MSK_B3, (Ull)t1, 64, 0, 0, (Ull)NULL, 64); /* stage#1 */
        mop(OP_LDBR, 1, &BR[1][1][0], (Ull)t1, BR[0][1][1], MSK_B7, (Ull)t1, 64, 0, 0, (Ull)NULL, 64); /* stage#1 */
        mop(OP_LDBR, 1, &BR[1][2][1], (Ull)t2, BR[0][1][1], MSK_B2, (Ull)t2, 64, 0, 0, (Ull)NULL, 64); /* stage#1 */
        mop(OP_LDBR, 1, &BR[1][2][0], (Ull)t2, BR[0][1][1], MSK_B6, (Ull)t2, 64, 0, 0, (Ull)NULL, 64); /* stage#1 */
        mop(OP_LDBR, 1, &BR[1][3][1], (Ull)t3, BR[0][1][1], MSK_B1, (Ull)t3, 64, 0, 0, (Ull)NULL, 64); /* stage#1 */
        mop(OP_LDBR, 1, &BR[1][3][0], (Ull)t3, BR[0][1][1], MSK_B5, (Ull)t3, 64, 0, 0, (Ull)NULL, 64); /* stage#1 */
        exe(OP_CCAT, &r1, BR[1][1][0], EXP_H3210, BR[1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_CCAT, &r2, BR[1][2][0], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_CCAT, &r3, BR[1][3][0], EXP_H3210, BR[1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_MMRG, &r0, r1, EXP_H3210, r2, EXP_H3210, r3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        mop(OP_STR, 3, &r0, (Ull)(dd++), OLL, MSK_D0, (Ull)d, 320, 0, 0, (Ull)NULL,320); /* stage#2 */
    }
//EMAX5A end
}

```



3 load → 6 load

additional CCAT

Figure.3.4: Tone curve 2 pixels per cycle

3.1.5 C language description for IMAX (multi-stage use, double loop batch execution, multi-chip execution)

```

void tone_curve(Uint *r, Uint *d, Uchar *t) /* R, D, lut */
{
#define NCHIP      1
#define RMGRP      6
#define OMAP       10
#define PAD        0
#define RRANGE    ((HT-PAD*2)/NCHIP/OMAP)

    int i;
    for(i=0; i<256; i++) {
        t[i+ 0] = 0xff-i;
        t[i+256] = 0xff-i;
        t[i+512] = 0xff-i;
    }
    Ull top, rofs, cofs, oc, pofs;
    Ull t1 = t;
    Ull t2 = t+256;
    Ull t3 = t+512;
    Ull CHIP;
    Ull LOOP1, LOOPO;
    Ull INIT1, INIT0;
    Ull AR[64][4];           /* output of EX      in each unit */
    Ull BR[64][4][4];        /* output registers in each unit */
    Ull r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    Ull r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    Ull cc0, cc1, cc2, cc3, ex0, ex1;
    for (top=0; top<RRANGE; top+=RMGRP) {
        Ull rtop0[NCHIP], dtop0[NCHIP];
        Ull rtop1[NCHIP], dtop1[NCHIP];
        Ull rtop2[NCHIP], dtop2[NCHIP];
        Ull rtop3[NCHIP], dtop3[NCHIP];
        Ull rtop4[NCHIP], dtop4[NCHIP];
        Ull rtop5[NCHIP], dtop5[NCHIP];
        Ull rtop6[NCHIP], dtop6[NCHIP];
        Ull rtop7[NCHIP], dtop7[NCHIP];
        Ull rtop8[NCHIP], dtop8[NCHIP];
        Ull rtop9[NCHIP], dtop9[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
            rtop0[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*0+top)*WD; dtop0[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*0+top)*WD;
            rtop1[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*1+top)*WD; dtop1[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*1+top)*WD;
            rtop2[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*2+top)*WD; dtop2[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*2+top)*WD;
            rtop3[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*3+top)*WD; dtop3[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*3+top)*WD;
            rtop4[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*4+top)*WD; dtop4[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*4+top)*WD;
            rtop5[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*5+top)*WD; dtop5[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*5+top)*WD;
            rtop6[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*6+top)*WD; dtop6[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*6+top)*WD;
            rtop7[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*7+top)*WD; dtop7[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*7+top)*WD;
            rtop8[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*8+top)*WD; dtop8[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*8+top)*WD;
            rtop9[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*9+top)*WD; dtop9[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*9+top)*WD;
        }
    } //EMAX5A begin tone_curve mapdist=0
    for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*2*/for (INIT1=1,LOOP1=RMGRP,rofs=0,WD*4; LOOP1--; INIT1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
/*1*/for (INIT0=1,LOOP0=WD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &cofs, INIT0:cofs:cofs, EXP_H3210, 4, EXP_H3210, 0, EXP_H3210, OP_AND, 0xffffffffLL, OP_NOP, 0);/* s#0*/
        exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?WD*4:0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0);/* s#0*/
        exe(OP_ADD, &pofs, rofs, EXP_H3210, cof, EXP_H3210, 0, EXP_H3210, OP_AND, 0x000000ffffLL, OP_NOP, 0);/* s#1*/
/*map0*/
        mop(OP_LDWR, 1, &BR[2][1][1], rtop0[CHIP], pofs, MSK_D0, rtop0[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* s#2*/
        mop(OP_LDBR, 1, &BR[3][1][1], t1, BR[2][1][1], MSK_B3, t1, 256/4, 0, 0, NULL, 256/4); /* s#3*/
        mop(OP_LDBR, 1, &BR[3][2][1], t2, BR[2][1][1], MSK_B2, t2, 256/4, 0, 0, NULL, 256/4); /* s#3*/
        mop(OP_LDBR, 1, &BR[3][3][1], t3, BR[2][1][1], MSK_B1, t3, 256/4, 0, 0, NULL, 256/4); /* s#3*/
        exe(OP_MMRG, &r1, BR[3][1][1], EXP_H3210, BR[3][2][1], EXP_H3210, BR[3][3][1], EXP_H3210, OP_NOP, 0, OP_NOP, 0);/* s#3*/
        mop(OP_STWR, 3, &r1, dtop0[CHIP], pofs, MSK_D0, dtop0[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* s#3*/
        :
/*map9*/
        mop(OP_LDWR, 1, &BR[20][1][1], rtop9[CHIP], pofs, MSK_D0, rtop9[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /*s#20*/
        mop(OP_LDBR, 1, &BR[21][1][1], t1, BR[20][1][1], MSK_B3, t1, 256/4, 0, 0, NULL, 256/4); /*s#21*/
        mop(OP_LDBR, 1, &BR[21][2][1], t2, BR[20][1][1], MSK_B2, t2, 256/4, 0, 0, NULL, 256/4); /*s#21*/
        mop(OP_LDBR, 1, &BR[21][3][1], t3, BR[20][1][1], MSK_B1, t3, 256/4, 0, 0, NULL, 256/4); /*s#21*/
        exe(OP_MMRG, &r1, BR[21][1][1], EXP_H3210, BR[21][2][1], EXP_H3210, BR[21][3][1], EXP_H3210, OP_NOP, 0, OP_NOP, 0);/*s#21*/
        mop(OP_STWR, 3, &r1, dtop9[CHIP], pofs, MSK_D0, dtop9[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /*s#21*/
    }
}
} //EMAX5A end
} //EMAX5A drain_dirty_lmm
}

```

3.2 Basics

3.2.1 FFT

```
cent% make -f Makefile-csim.emax6+dma all clean
cent% ../../src/csim/csim -x fft-csim.emax6+dma 4 4096
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean
zynq% ./fft-zynq.emax6+dma 4 4096
```

Simple implementation

This is an FFT up to 8192 elements (LMM=8K*4byte*2=64KB). By expanding to empty slot of IMAX2, you can get larger capacity and higher performance.

```
printf("<<<ORIG>>>\n");
reset_nanosec();
BlockEnd = 1;
for (BlockSize=2; BlockSize<=NumSamples; BlockSize<=1) {
    for (i=0; i<NumSamples; i+=BlockSize) {
        for (j=i,n=0; n<BlockEnd; j++,n++) {
            k = j + BlockEnd;
            idx = n + BlockEnd;
            tr = art[idx]*RealOut[k] - ait[idx]*ImagOut[k];
            ti = art[idx]*ImagOut[k] + ait[idx]*RealOut[k];
            RealOut[k] = RealOut[j] - tr;
            ImagOut[k] = ImagOut[j] - ti;
            RealOut[j] += tr;
            RealOut[j] += ti;
            ImagOut[j] += ti;
        }
    }
    BlockEnd = BlockSize;
}
```

```
U11 CHIP;
U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
U11 ar, ai, rok, iok, roj, ioj;
U11 tr0, tio, tr1, tii, roj1, ioj1;

printf("<<<IMAX>> NumSamples=%d (LMM should be >= %dB)\n", NumSamples, NumSamples*4*2);
reset_nanosec();

#define fft_core0(r) \
    exe(OP_ADD, &j, i, EXP_H3210, n, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#1 */\
    exe(OP_ADD3, &k, i, EXP_H3210, n, EXP_H3210, BlockEnd, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#1 */\
    exe(OP_ADD3, &idx, OLL, EXP_H3210, n, EXP_H3210, BlockEnd, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#1 */\
    exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 [2][0] */\
    mop(OP_LDWR, 3, &rok, RealOut, k, MSK_DO, RealOut, NumSamples, 0, 1, NULL, NumSamples); /* stage#2 RealOut[k] */\
    mop(OP_LDWR, 3, &roj, j, RealOut, MSK_DO, RealOut, NumSamples, 0, 1, NULL, NumSamples); /* stage#2 RealOut[j] */\
    exe(OP_NOP, &AR[r][2], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 [2][2] */\
    mop(OP_LDWR, 3, &iok, ImagOut, k, MSK_DO, ImagOut, NumSamples, 0, 1, NULL, NumSamples); /* stage#2 ImagOut[k] */\
    mop(OP_LDWR, 3, &ioj, j, ImagOut, MSK_DO, ImagOut, NumSamples, 0, 1, NULL, NumSamples); /* stage#2 ImagOut[j] */\
\
#define fft_core1(r) \
    exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 [3][0] */\
    mop(OP_LDWR, 3, &ar, art, idx, MSK_DO, art, NumSamples, 0, 0, NULL, NumSamples); /* stage#3 art[idx] */\
    exe(OP_NOP, &AR[r][2], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 [3][2] */\
    mop(OP_LDWR, 3, &ait, ait, idx, MSK_DO, ait, NumSamples, 0, 0, NULL, NumSamples); /* stage#3 ait[idx] */\
    exe(OP_FML, &tr0, ar, EXP_H3210, rok, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */\
    exe(OP_FML, &ti0, ar, EXP_H3210, iok, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */\
    exe(OP_FMS, &tr1, ar, EXP_H3210, tio, EXP_H3210, ai, EXP_H3210, iok, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */\
    exe(OP_FMA, &ti1, tio, EXP_H3210, ai, EXP_H3210, rok, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */\
\
#define fft_final(r) \
    exe(OP_FMS, &AR[r][0], roj, EXP_H3210, tr1, EXP_H3210, 0x3f800000LL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */\
    mop(OP_STWR, 3, &AR[r][0], RealOut, k, MSK_DO, RealOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#6 */\
    exe(OP_FAD, &AR[r][1], roj, EXP_H3210, tr1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */\
    mop(OP_STWR, 3, &AR[r][1], RealOut, j, MSK_DO, RealOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#6 */\
    exe(OP_FMS, &AR[r][2], roj, EXP_H3210, tii, EXP_H3210, 0x3f800000LL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */\
    mop(OP_STWR, 3, &AR[r][2], ImagOut, k, MSK_DO, ImagOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#6 */\
    exe(OP_FAD, &AR[r][3], roj, EXP_H3210, tii, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */\
    mop(OP_STWR, 3, &AR[r][3], ImagOut, j, MSK_DO, ImagOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#6 */\
\
BlockEnd = 1;
for (BlockSize=2; BlockSize<=NumSamples; BlockSize<=1) {
//with-prefetch/post-drain
//EMAX5A begin imax.mapdist=0
/*3*/for (CHIP=0; CHIP<CHIP; CHIP++) {
/*2*/for (INIT1=1,LOOP1=NumSamples/BlockSize,i=0LL<<32|(0-BlockSize)&0xffffffff; LOOP1--; INIT1=0) {
/*1*/for (INIT0=1,LOOP0=BlockEnd,n=0LL<<32|(0-LL)&0xffffffff; LOOP0--; INIT0=0) {
    exe(OP_ADD, &i, 1, EXP_H3210, INIT0?BlockEnd, 0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */\
    exe(OP_ADD, &n, INIT0?n, EXP_H3210, OLL<<32|1LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */\
    fft_core0(2); /* stage#2 */\
    fft_core3(); /* stage#3-5 */\
    fft_final(6); /* stage#6 */\
}
}
//EMAX5A end
//EMAX5A drain_dirty_lmm
BlockEnd = BlockSize;
}
```

fourierf-imax-emax6.obj

BR/row: max=9 min=4 ave=5 EA/row: max=4 min=0 ave=1 ARpass/row: max=0




Figure.3.5: FFT

Pipelined implementation

This is a pipelined FFT up to 4096 elements (LMM=4K*4byte*2*2=64KB). Intermediate LMMs are used as double buffers.

```

U11 CHIP;
U11 LOOP1, LOOP0, L;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, cc1, cc2, cc3, ex0, ex1;
U11 J[16], K[16], IDX[16]; /* log2(NumSamples=65536)=16 まで対応可 */
U11 BufReal[16], BufImag[16];
U11 ar, ai, rok, iok, roj, ior, tr0, t10, tr1, t11;
U11 Pipeline, Lmmrotate; /* log2(NumSamples=65536)=16 回繰り返すと、最終段の LMM に、最初の RealOut/ImagOut が格納される */
printf("<<<IMAX>> NumSamples=%d (LMM should be >= %db)\n", NumSamples, NumSamples*4*2);
reset_nanosec();
#define fft_core0(c, x, MASK_M, MASK_N, BS) \
    exe(OP_ADD, &i, L, EXP_H3210, L, EXP_H3210, OLL, EXP_H3210, OP_AND, MASK_M, OP_NOP, OLL); /* stage#1 i = (L*2)&M */ \
    exe(OP_ADD, &m, L, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, MASK_N, OP_NOP, OLL); /* stage#1 n = L &N */ \
    exe(OP_ADD, &J[x], i, EXP_H3210, n, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#2 j = i+n */ \
    exe(OP_ADD3, &K[x], i, EXP_H3210, BS, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#2 k = i+n+BS(2) */ \
    exe(OP_ADD3, &IDX[x], OLL, EXP_H3210, n, EXP_H3210, BS, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#2 idx= n+BS(2) */ \
#define fft_core1(c, x) \
    exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#3 [3][0] */ \
    mop(OP_LDWR, 3, &rok, RealIn, K[x], MSK_DO, RealIn, NumSamples, 0, 1, NULL, NumSamples); /* stage#3 RealIn[k] */ \
    mop(OP_LDWR, 3, &rok, J[x], RealIn, MSK_DO, RealIn, NumSamples, 0, 1, NULL, NumSamples); /* stage#3 RealIn[j] */ \
    exe(OP_NOP, &AR[r][2], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#3 [3][2] */ \
    mop(OP_LDWR, 3, &iok, ImagIn, K[x], MSK_DO, ImagIn, NumSamples, 0, 1, NULL, NumSamples); /* stage#3 ImagIn[k] */ \
    mop(OP_LDWR, 3, &iok, J[x], ImagIn, MSK_DO, ImagIn, NumSamples, 0, 1, NULL, NumSamples); /* stage#3 ImagIn[j] */ \
#define fft_core2(c, x, y, MASK_M, MASK_N, BS) \
    exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#4 [4][0] */ \
    exe(OP_ADD, &i, L, EXP_H3210, L, EXP_H3210, OLL, EXP_H3210, OP_AND, MASK_M, OP_NOP, OLL); /* stage#4 i = (L*2)&M */ \
    mop(OP_LDWR, 3, &ar, art, IDX[x], MSK_DO, art, NumSamples, 0, 0, NULL, NumSamples); /* stage#4 art[idx] */ \
    exe(OP_NOP, &AR[r][2], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#4 [4][2] */ \
    exe(OP_ADD, &m, L, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, MASK_N, OP_NOP, OLL); /* stage#4 n = L &N */ \
    mop(OP_LDWR, 3, &ai, ait, IDX[x], MSK_DO, ait, NumSamples, 0, 0, NULL, NumSamples); /* stage#4 ait[idx] */ \
    \ 
    exe(OP_ADD3, &J[y], i, EXP_H3210, n, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#5 j = i+n */ \
    exe(OP_ADD3, &K[y], i, EXP_H3210, n, EXP_H3210, BS, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#5 k = i+n+BS(2) */ \
    exe(OP_FML, &tro, ar, EXP_H3210, rok, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#5 */ \
    exe(OP_FML, &ti0, ar, EXP_H3210, iok, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#5 */ \
    \ 
    exe(OP_ADD3, &IDX[y], OLL, EXP_H3210, n, EXP_H3210, BS, EXP_H3210, OP_NOP, OLL, OP_SLL, 2LL); /* stage#6 idx= n+BS(2) */ \
    exe(OP_FMS, &tr1, tro, EXP_H3210, ai, EXP_H3210, iok, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */ \
    exe(OP_FMS, &ti1, ti0, EXP_H3210, ai, EXP_H3210, rok, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */ \
#define fft_core3(c, x, y) \
    exe(OP_FMS, &AR[r][0], roj, EXP_H3210, tr1, EXP_H3210, 0x3f800000LL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][0], BufReal[x], K[x], MSK_DO, BufReal[x], OLL, 0, 0, NULL, OLL); /* stage#7 */ \
    mop(OP_LDWR, 3, &rok, K[y], BufReal[y], MSK_DO, BufReal[y], OLL, 0, 0, NULL, OLL); /* stage#7 BufReal[k] */ \
    exe(OP_FAD, &AR[r][1], roj, EXP_H3210, tr1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][1], BufReal[x], J[x], MSK_DO, BufReal[x], OLL, 0, 0, NULL, OLL); /* stage#7 */ \
    mop(OP_LDWR, 3, &rok, J[y], BufReal[y], MSK_DO, BufReal[y], OLL, 0, 0, NULL, OLL); /* stage#7 BufReal[j] */ \
    exe(OP_FMS, &AR[r][2], ioj, EXP_H3210, t1i, EXP_H3210, 0x3f8000000LL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][2], BufImag[x], K[y], MSK_DO, BufImag[x], OLL, 0, 0, NULL, OLL); /* stage#7 */ \
    mop(OP_LDWR, 3, &iok, K[y], BufImag[y], MSK_DO, BufImag[y], OLL, 0, 0, NULL, OLL); /* stage#7 BufImag[k] */ \
    exe(OP_FAD, &AR[r][3], ioj, EXP_H3210, t1i, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][3], BufImag[x], J[x], MSK_DO, BufImag[x], OLL, 0, 0, NULL, OLL); /* stage#7 */ \
    mop(OP_LDWR, 3, &ioj, J[y], BufImag[y], MSK_DO, BufImag[y], OLL, 0, 0, NULL, OLL); /* stage#7 BufImag[j] */ \
#define fft_final(f, x) \
    exe(OP_FMS, &AR[r][0], roj, EXP_H3210, tr1, EXP_H3210, 0x3f8000000LL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][0], RealOut, K[x], MSK_DO, RealOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#7 */ \
    exe(OP_FAD, &AR[r][1], roj, EXP_H3210, tr1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][1], RealOut, J[x], MSK_DO, RealOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#7 */ \
    exe(OP_FMS, &AR[r][2], ioj, EXP_H3210, t1i, EXP_H3210, 0x3f8000000LL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][2], ImagOut, K[x], MSK_DO, ImagOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#7 */ \
    exe(OP_FAD, &AR[r][3], ioj, EXP_H3210, t1i, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
    mop(OP_STWR, 3, &AR[r][3], ImagOut, J[x], MSK_DO, ImagOut, NumSamples, 0, 0, NULL, NumSamples); /* stage#7 */ \
for (Pipeline<0>; Pipeline<0>Pipeline++) {
/* 0: buf[0]=(0x4~0)%4 : buf[1]=[(1+4~0)%4]: buf[2]=[(2+4~0)%4]: buf[3]=[(3+4~0)%4]:3 */
/* 1: buf[0]=(0x4~1)%4 : buf[1]=[(1+4~1)%4]: buf[2]=[(2+4~1)%4]: buf[3]=[(3+4~1)%4]:2 */
/* 2: buf[0]=(0x4~2)%4 : buf[1]=[(1+4~2)%4]: buf[2]=[(2+4~2)%4]: buf[3]=[(3+4~2)%4]:1 */
for (Lmmrotate=0; Lmmrotate<NumBits; Lmmrotate++) {
    BufReal[Lmmrotate] = &pseudoLMM[NumSamples*((Lmmrotate+NumBits+1-Pipeline)/(NumBits+1)*2)];
    BufImag[Lmmrotate] = &pseudoLMM[NumSamples*((Lmmrotate+NumBits+1-Pipeline)/(NumBits+1)*2+1)];
}
//EMAX5A begin pipeline mapdist=0
/*3*/for (CHIP0=0; CHIP<CHIP; CHIP++) {
/*1*/for (INIT0=1,LOOP0=NumSamples/2,L=OLL<32<(0~1LL)&0xffffffff; LOOP0--; INIT0=0) { /* NumSamples<=4096 */
    exe(OP_ADD, &L, EXP_H3210, OLL<32<1LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
#endif
#if (H=2)
    fft_core0( 1, 0, 0xffffeLL, 0x0000LL, 1LL); /* stage#1-2 */
    fft_core1( 3, 0); /* stage#3 */
    fft_core2( 4, 0, 1, 0xffffcLL, 0x0001LL, 2LL); /* stage#4-6 */
    fft_core3( 7, 0, 1); /* stage#7 */
    fft_core2( 8, 1, 2, 0xffff8LL, 0x0003LL, 4LL); /* stage#8-10 */
    fft_core3(11, 1, 2); /* stage#11 */
    fft_core2(12, 2, 3, 0xffff0LL, 0x0007LL, 8LL); /* stage#12-14 */
    fft_core3(15, 2, 3); /* stage#15 */
    fft_core2(16, 3, 4, 0xfffeOLL, 0x000fLL, 16LL); /* stage#16-18 */
    fft_core3(19, 3, 4); /* stage#19 */
    fft_core2(20, 4, 5, 0xffffcOLL, 0x001fLL, 32LL); /* stage#20-22 */
    fft_core3(23, 4, 5); /* stage#23 */
    fft_core2(24, 5, 6, 0xffff8OLL, 0x003fLL, 64LL); /* stage#24-26 */
    fft_core3(27, 5, 6); /* stage#27 */
    :
    fft_core2(44, 10, 11, 0x0ff00LL, 0x07ffffLL, 2048LL); /* stage#44-46 */
    fft_core3(47, 10, 11); /* stage#47 */
    fft_core2(48, 11, 12, 0xe000LL, 0x0ffffLL, 4096LL); /* stage#48-50 */
    fft_final(51, 11); /* stage#51 */
#endif
}
//EMAX5A end
//EMAX5A drain_dirty_lmm
}

```

fourierf-pipeline-emax6.obj

BR/row: max=15 min=2 ave=10 EA/row: max=8 min=0 ave=2 ARpass/row: max=0




Figure.3.6: FFT

3.2.2 Merge sort

```
cent% make -f Makefile-csim.emax6+dma all clean
cent% ../../src/csim/csim -x sort-merge-csim.emax6+dma 4096
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean
zynq% ./sort-merge-zynq.emax6+dma 4096
```

This is a pipelined merge sort up to 4096 elements (LMM=4K*8byte*2=64KB). Intermediate LMMs are used as double buffers. The size of each element is 8 bytes. Upper word is compared for sorting, and lower word is for any value such as pointer and property.

```
printf("<<<ORIG>>>\n");
BlockEnd = 1;
for (BlockSize2; BlockSize<=NumSamples; BlockSize<=1) {
    for (i=0; i<NumSamples; i+=BlockSize) {
        for (j=i, k=i+BlockEnd, t=i; t<i+BlockSize; t++) {
            int cc0 = j<i+BlockEnd;
            int cc1 = k<i+BlockEnd;
            int cc2 = In[j].val < In[k].val;
            if (((cc2 && cc1) || !cc1 && cc0) /* 7,5,1 0x00a2 */ Out[t] = In[j++];
            if (((cc2 && cc0) || !cc0 && cc1) /* 6,3,2 0x004c */ Out[t] = In[k++];
        }
    }
    BlockEnd = BlockSize;
    for (i=0; i<NumSamples; i++)
        In[i] = Out[i];
}

#define NCHIP 1
#define H 4096
UL1 CHIP;
UL1 LOOP1, LOOP0, L8;
UL1 INIT1, INIT0;
UL1 AR[64][4]; /* output of EX in each unit */
UL1 BR[64][4][4]; /* output registers in each unit */
UL1 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
UL1 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
UL1 cc0, cc1, cc2, cc3, ex0, ex1, ex2, ex3;
UL1 Buf[32];
UL1 base, J[16], K[16]; /* log2(NumSamples=65536)=16 まで対応可 */
UL1 Pipeline, Lmmrotate; /* log2(NumSamples=65536)=16 回繰り返すと、最終段の LMM に、最初の Out が格納される */
printf("<<<IMAX>>> NumSamples=%d (LMM should be %dB)\n", NumSamples, NumSamples*2*4);
for (i=0; i<NumSamples; i++) { J[i]=0; K[i]=0; }

#define sort_core0(r, rpl, x, MASK_M, In, BE8) \
exe(OP_NOP, &AR[r][1], OLL, EXP_H3210, OLL, EXP_H3210, OLL, OP_NOP, OLL); /* stage#1 dmy */ \
exe(OP_ADD, &i, L8, EXP_H3210, OLL, EXP_H3210, OLL, OP_AND, MASK_M, OP_NOP, OLL); /* stage#1 i = L8&M */ \
exe(OP_NOP, &AR[rpl][3], OLL, EXP_H3210, OLL, EXP_H3210, OLL, OP_NOP, OLL); /* stage#2 dmy */ \
exe(OP_ADD, &base, In, EXP_H3210, i, EXP_H3210, OLL, EXP_H3210, OLL, OP_NOP, OLL); /* stage#2 baseJ=&In[1],baseK=&In[i+BE]*/ \
mex(OP_CMPA_LE, &J[x], INIT0?OLL:J[x], INIT0?OLL:8LL, OP_CMPA_GE, &K[x], INIT0?BE8:X[x], INIT0?OLL:8LL, BE8, BR[r][3][1], BR[r][3][0]); /* stage#3 */ \
mop(OP_LDR, 3, &BR[r][3][1], J[x], base, MSK_D0, In, Ilen, 0, 0, NULL, Ilen); /* LMM[2] 確定 LD 実行は col2 */ /* stage#3 */ \
mop(OP_LDR, 3, &BR[r][3][1], J[x], base, MSK_D0, In, Ilen, 0, 0, NULL, Ilen); /* LMM[1] 間借り LD 実行は col2 */ /* stage#3 */ \
exe(OP_CMP_LT, &cc0, J[x], EXP_H1010, BE8, EXP_H1010, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, O); /* J[x]<BE8 */ /* stage#4 */ \
exe(OP_CMP_LT, &cc1, EXP_H1010, BE8, EXP_H1010, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, O); /* K[x]<BE8 */ /* stage#4 */ \
exe(OP_CMP_LT, &cc2, BR[r][3][1], EXP_H3232, BR[r][3][0], EXP_H3232, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, O); /* J<K */ /* stage#4 */ \
cex(OP_CEXE, &ex0, 0, cc2, cc1, cc0, 0x00a2); /* if ((cc2 && cc1) || (!cc1 && cc0)) 7,5,1 0x00a2 */ /* stage#5 */ \
mop(OP_STR, ex0, &BR[r][3][1], Buf, L8, MSK_W0, Out, Olen, 0, 0, NULL, Olen); /* LMM[1] 間借り LD 実行は col2 */ /* stage#5 */ \
cex(OP_CEXE, &ex1, 0, cc2, cc1, cc0, 0x004c); /* if ((cc2 && cc1) || (!cc1 && cc0)) 6,3,2 0x004c */ /* stage#5 */ \
mop(OP_STR, ex1, &BR[r][3][0], Buf, L8, MSK_W0, Out, Olen, 0, 0, NULL, Olen); /* LMM[1] 間借り LD 実行は col2 */ /* stage#5 */

for (Pipeline=0; Pipeline<NumBanks; Pipeline++) {
    for (Lmmrotate=0; Lmmrotate<NumBanks*2; Lmmrotate++) {
        Buf[Lmmrotate] = &pseudoLMM(NumSamples*((Lmmrotate+NumBanks*2-Pipeline)%NumBanks*2));
//EMAXSA begin pipeline mapdist=0
/*3*/for (CHIP=0; CHIP<NCHIP; CHIP++) {
/*4*/for (INIT0=0,LOOP0=NumSamples,LB=OLL<<32|(0-8LL)&0xffffffff; LOOP0--; INIT0=0) { /* NumSamples<=4096 */
        exe(OP_ADD, &L8, L8, EXP_H3210, OLL<<32|8LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#0 */
        #if (H==2)
            sort_core0(1, 2, 0, 0xfffffffffffffffff0LL, In, 8LL); /* stage#1-2 */
            sort_core1(3, 4, 0, In, NumSamples2, 8LL, Out, Out, NumSamples2); /* stage#3-5 */
        #endif
        #if (H==4096)
            sort_core0(1, 2, 0, 0xfffffffffffffffff0LL, In, 8LL); /* stage#1-2 */
            sort_core1(3, 4, 0, In, NumSamples2, 8LL, Buf[0], Buf[1], OLL); /* stage#3-5 */
            sort_core0(3, 4, 1, 0xfffffffffffff0LL, Buf[1], 16LL); /* stage#3-4 */
            sort_core1(5, 6, 1, Buf[1], OLL, 16LL, Buf[2], Buf[3], OLL); /* stage#5-7 */
            sort_core0(5, 6, 2, 0xfffffffffffff0LL, Buf[3], 32LL); /* stage#5-6 */
            sort_core1(7, 8, 2, Buf[3], OLL, 32LL, Buf[4], Buf[5], OLL); /* stage#7-9 */
            sort_core0(7, 8, 3, 0xfffffffffffff0LL, Buf[5], 64LL); /* stage#7-8 */
            sort_core1(9, 10, 3, Buf[5], OLL, 64LL, Buf[6], Buf[7], OLL); /* stage#9-11 */
            sort_core0(9, 10, 4, 0xfffffffffffff0LL, Buf[7], 128LL); /* stage#9-10 */
            sort_core1(11, 12, 4, Buf[7], OLL, 128LL, Buf[8], Buf[9], OLL); /* stage#11-13 */
            sort_core0(11, 12, 5, 0xfffffffffffff0LL, Buf[9], 256LL); /* stage#11-12 */
            sort_core1(13, 14, 5, Buf[9], OLL, 256LL, Buf[10], Buf[11], OLL); /* stage#13-15 */
        :
        sort_core0(21, 22, 10, 0xfffffffffffff000LL, Buf[19], 8192LL); /* stage#21-22 */
        sort_core1(23, 24, 10, Buf[19], OLL, 8192LL, Buf[20], Buf[21], OLL); /* stage#23-25 */
        sort_core0(23, 24, 11, 0xfffffffffffff8000LL, Buf[21], 16384LL); /* stage#23-24 */
        sort_core1(25, 26, 11, Buf[21], OLL, 16384LL, Out, Out, NumSamples2); /* stage#25-27 */
        #endif
    }
//EMAXSA end
//EMAXSA drain_dirty_lmm
}
```

sort-merge-pipeline-emax6.obj

BR/row: max=10 min=2 ave=8 EA/row: max=4 min=0 ave=1 ARpass/row: max=0




Figure.3.7: FFT

3.2.3 String search

```
cent% make -f Makefile-csim.emax6+dma all clean
cent% ../../src/csim/csim -x search-csim.emax6+dma search.txt target.txt
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean
zynq% ./search-zynq.emax6+dma search.txt target.txt
```

This is a string search of up to eight characters. Retrieve 9 character strings by one burst operation.

```
even if you have nowhere to do it but your living room Read the directions
even if you dont follow them Do not read beauty magazines They will only
make you feel ugly Get to know your parents You never know when they'll be
gone for good Be nice to your siblings They're your best link to your past
and the people most likely to stick with you in the future Understand that
friends come and go but with a precious few you should hold on Work hard to
bridge the gaps in geography and lifestyle because the older you get the
more you need the people who knew you when you were young Live in New York
City once but leave before it makes you hard Live in Northern California
once but leave before it makes you soft Travel Accept certain inalienable
truths Prices will rise Politicians will philander You too will get old And
when you do you'll fantasize that when you were young prices were reasonable
politicians were noble and children respected their elders Respect your
elders Dont expect anyone else to support you Maybe you have a trust fund
Maybe you'll have a wealthy spouse But you never know when either one might
run out Dont mess too much with your hair or by the time you're 40 it will
look 85 Be careful whose advice you buy but be patient with those who supply
it Advice is a form of nostalgia Dispensing it is a way of fishing the past
from the disposal wiping it off painting over the ugly parts and recycling
it for more than its worth But trust me on the sunscreen book end

Results are equal
```

Figure.3.8: String search

```
orig()
{
    int i;
    printf("<<<ORIG>>>\n");
    for (i=0; i<sum; i++) {
        init_search(i);
        strsearch(i);
    }
    return 0;
}
init_search(int i)/* for ARM */
{
    char *str = sstr[i];
    int len = slen[i];
    int j;
    for (j = 0; j <= UCHAR_MAX; j++)
        table[j] = len;
    for (j = 0; j < len; j++)
        table[(Uchar)str[j]] = len - j - 1;
    for (j = 0; j < clen; j++)
        *(out0+clen*i+j) = 0;
}
strsearch(int i)
{
    char *str = sstr[i];
    int len = slen[i];
    register size_t shift;
    register size_t pos = len - 1;
    char *found;
    while (pos < clen) {
        while (pos < clen && (shift = table[(unsigned char)target[pos]]) > 0)
            pos += shift;
        if (!shift) {
            if (!strcmp(str, &target[pos-len+1], len))
                out0[i*clen+(pos-len+1)] = 0xff;
            pos++;
        }
    }
}
```

```
imax()
{
    int i, j;
    printf("<<<IMAX>>>\n");
    for (i=0; i<sum; i++) {
        for (j=0; j<clen; j++) {
            if (!strcmp(sstr[i], &target[j], slen[i]))
                out1[i*clen+j] = 0xff;
            else
                out1[i*clen+j] = 0;
        }
    }
}
```

```

imax()
{
    U11 CHIP;
    U11 LOOP1, LOOP0;
    U11 INTI1, INIT0;
    U11 AR[64] [4]; /* output of EX in each unit */
    U11 BR[64] [4] [4]; /* output registers in each unit */
    U11 r00, r01, r02, r03, r04, r05, r06, r07, r08, r09, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    U11 c0, c1, c2, c3, ex0, ex1;
    U11 t0[NCHIP], t1[NCHIP], t2[NCHIP], t3[NCHIP], t4[NCHIP], t5[NCHIP], t6[NCHIP], t7[NCHIP], t8[NCHIP];
    U11 tot[NCHIP], tit[NCHIP], tct[NCHIP], t3t[NCHIP], t4t[NCHIP], t5t[NCHIP], t6t[NCHIP], t7t[NCHIP], t8t[NCHIP];
    U11 r0[NCHIP], r1[NCHIP], r2[NCHIP], r3[NCHIP], r4[NCHIP], r5[NCHIP], r6[NCHIP], r7[NCHIP], r8[NCHIP];
    U11 r0t[NCHIP], rit[NCHIP], r2t[NCHIP], r3t[NCHIP], r4t[NCHIP], r5t[NCHIP], r6t[NCHIP], r7t[NCHIP], r8t[NCHIP];
    U11 i, day, loop=clen/NCHIP;
    U11 dwi = clen/NCHIP/4; /* dwords */
    U11 dwo = clen/NCHIP/4 ; /* dwords */

    printf("<<<IMAX>>\n");
    for (CHIP=0; CHIP<NCHIP; CHIP++) {
        tot[NCHIP]=target+(clen/NCHIP*NCHIP);
        tit[NCHIP]=target+(clen/NCHIP*NCHIP);
        tct[NCHIP]=target+(clen/NCHIP*NCHIP);
        t3t[NCHIP]=target+(clen/NCHIP*NCHIP);
        t4t[NCHIP]=target+(clen/NCHIP*NCHIP);
        t5t[NCHIP]=target+(clen/NCHIP*NCHIP);
        t6t[NCHIP]=target+(clen/NCHIP*NCHIP);
        t7t[NCHIP]=target+(clen/NCHIP*NCHIP);
        t8t[NCHIP]=target+(clen/NCHIP*NCHIP);
    }
    for (i=0; i<sum; i+=DMAP) {
        U11 c00=sstr[i+0][0], c01=sstr[i+0][1], c02=sstr[i+0][2], c03=sstr[i+0][3], c04=sstr[i+0][4], c05=sstr[i+0][5], c06=sstr[i+0][6], c07=sstr[i+0][7];
        U11 c10=sstr[i+1][0], c11=sstr[i+1][1], c12=sstr[i+1][2], c13=sstr[i+1][3], c14=sstr[i+1][4], c15=sstr[i+1][5], c16=sstr[i+1][6], c17=sstr[i+1][7];
        :
        U11 c80=sstr[i+8][0], c81=sstr[i+8][1], c82=sstr[i+8][2], c83=sstr[i+8][3], c84=sstr[i+8][4], c85=sstr[i+8][5], c86=sstr[i+8][6], c87=sstr[i+8][7];
        U11 slen0=slen[i+0], selen1=slen[i+1], selen2=slen[i+2], selen3=slen[i+3], selen4=slen[i+4], selen5=slen[i+5], selen6=slen[i+6], selen7=slen[i+7], selen8=slen[i+8];
        for (CHIP=0; CHIP<NCHIP; CHIP++) {
            t0[CHIP] = tot[CHIP]-1;
            t1[CHIP] = tit[CHIP]-1;
            :
            t8[CHIP] = t8t[CHIP]-1;
            r0[CHIP] = r0t[CHIP] = out1+(i+0)*clen+(clen/NCHIP*NCHIP);
            r1[CHIP] = rit[CHIP] = out1+(i+1)*clen+(clen/NCHIP*NCHIP);
            :
            r8[CHIP] = r8t[CHIP] = out1+(i+8)*clen+(clen/NCHIP*NCHIP);
        }
    }
    //EMAX5A begin search mapdist=0
    for (CHIP=0; CHIP<NCHIP; CHIP++) { //チップ方向は検索対象文書の大きさ方向
        for (INIT0=1,LOOP0=loop,dm0=0; LOOP0--; INIT0=0) { //長さは 64KB 文字まで
            /* map#0 */
            /*@01,*/ exe(OP_ADD, &t0[CHIP], t0[CHIP], EXP_H3210, 1LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL);
            /*@01,*/ exe(OP_MCAS, &r00, slen0, EXP_H3210, 1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@01,*/ exe(OP_MCAS, &r01, slen0, EXP_H3210, 2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@01,*/ exe(OP_MCAS, &r02, slen0, EXP_H3210, 3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@01,*/ exe(OP_MCAS, &r03, slen0, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@01,*/ mop(OP_LDBR, 1, &r1[1][0][1], t0[CHIP], 0, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@01,*/ mop(OP_LDBR, 1, &r1[1][0][0], t0[CHIP], 1, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@01,*/ exe(OP_LDBR, 1, &r1[1][1][1], t0[CHIP], 2, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@01,*/ exe(OP_LDBR, 1, &r1[1][1][0], t0[CHIP], 3, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@01,*/ mop(OP_LDBR, 1, &r1[1][2][1], t0[CHIP], 4, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@01,*/ exe(OP_LDBR, 1, &r1[1][2][0], t0[CHIP], 5, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@01,*/ mop(OP_LDBR, 1, &r1[1][3][1], t0[CHIP], 6, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@01,*/ exe(OP_LDBR, 1, &r1[1][3][0], t0[CHIP], 7, MSK_DO, t0t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@02,*/ exe(OP_CMP_NE, &r16, c00, EXP_H3210, BR[1][0][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r00, OP_NOP, OLL); // 1 if unmatch
            /*@02,*/ exe(OP_CMP_NE, &r17, c01, EXP_H3210, BR[1][0][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r01, OP_NOP, OLL); // 1 if unmatch
            /*@02,*/ exe(OP_CMP_NE, &r18, c02, EXP_H3210, BR[1][1][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r02, OP_NOP, OLL); // 1 if unmatch
            /*@02,*/ exe(OP_CMP_NE, &r19, c03, EXP_H3210, BR[1][1][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r03, OP_NOP, OLL); // 1 if unmatch
            /*@03,*/ exe(OP_MCAS, &r04, slen0, EXP_H3210, 5, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@03,*/ exe(OP_MCAS, &r05, slen0, EXP_H3210, 6, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@03,*/ exe(OP_MCAS, &r06, slen0, EXP_H3210, 7, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@03,*/ exe(OP_MCAS, &r07, slen0, EXP_H3210, 8, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@04,*/ exe(OP_CMP_NE, &r20, c04, EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r04, OP_NOP, OLL); // 1 if unmatch
            /*@04,*/ exe(OP_CMP_NE, &r21, c05, EXP_H3210, BR[1][2][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r05, OP_NOP, OLL); // 1 if unmatch
            /*@04,*/ exe(OP_CMP_NE, &r22, c06, EXP_H3210, BR[1][3][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r06, OP_NOP, OLL); // 1 if unmatch
            /*@04,*/ exe(OP_CMP_NE, &r23, c07, EXP_H3210, BR[1][3][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r07, OP_NOP, OLL); // 1 if unmatch
            /*@05,*/ exe(OP_ADD3, &r10, r16, EXP_H3210, r17, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@05,*/ exe(OP_ADD3, &r11, r19, EXP_H3210, r20, EXP_H3210, r21, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@05,*/ exe(OP_ADD3, &r12, r22, EXP_H3210, r23, EXP_H3210, r24, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@06,*/ exe(OP_ADD3, &r00, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@07,*/ exe(OP_MCAS, &r31, OLL, EXP_H3210, r00, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); // FF if match
            /*@07,*/ mop(OP_STBR, 3, &r31, r0[CHIP]++, 0, MSK_DO, r0t[CHIP], dw0, 0, 0, (U11)NULL, dw0);

            /* map#8 */
            /*@056,*/ exe(OP_ADD, &t8[CHIP], t8[CHIP], EXP_H3210, 1LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r00, slen8, EXP_H3210, 1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r01, slen8, EXP_H3210, 2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r02, slen8, EXP_H3210, 3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r03, slen8, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ mop(OP_LDBR, 1, &r57[1][0][1], t8[CHIP], 0, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ mop(OP_LDBR, 1, &r57[1][0][0], t8[CHIP], 1, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[1][1][1], t8[CHIP], 2, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[1][1][0], t8[CHIP], 3, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[2][1][1], t8[CHIP], 4, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[2][1][0], t8[CHIP], 5, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[3][1][1], t8[CHIP], 6, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[3][1][0], t8[CHIP], 7, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@058,*/ exe(OP_CMP_NE, &r16, c80, EXP_H3210, BR[57][0][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r00, OP_NOP, OLL); // 1 if unmatch
            /*@058,*/ exe(OP_CMP_NE, &r17, c81, EXP_H3210, BR[57][0][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r01, OP_NOP, OLL); // 1 if unmatch
            /*@058,*/ exe(OP_CMP_NE, &r18, c82, EXP_H3210, BR[57][1][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r02, OP_NOP, OLL); // 1 if unmatch
            /*@058,*/ exe(OP_CMP_NE, &r19, c83, EXP_H3210, BR[57][1][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r03, OP_NOP, OLL); // 1 if unmatch
            /*@059,*/ exe(OP_MCAS, &r04, slen8, EXP_H3210, 5, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@059,*/ exe(OP_MCAS, &r05, slen8, EXP_H3210, 6, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@059,*/ exe(OP_MCAS, &r06, slen8, EXP_H3210, 7, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@059,*/ exe(OP_MCAS, &r07, slen8, EXP_H3210, 8, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@060,*/ exe(OP_CMP_NE, &r20, c84, EXP_H3210, BR[57][2][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r04, OP_NOP, OLL); // 1 if unmatch
            /*@060,*/ exe(OP_CMP_NE, &r21, c85, EXP_H3210, BR[57][2][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r05, OP_NOP, OLL); // 1 if unmatch
            /*@060,*/ exe(OP_CMP_NE, &r22, c86, EXP_H3210, BR[57][3][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r06, OP_NOP, OLL); // 1 if unmatch
            /*@060,*/ exe(OP_CMP_NE, &r23, c87, EXP_H3210, BR[57][3][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r07, OP_NOP, OLL); // 1 if unmatch
            /*@061,*/ exe(OP_ADD3, &r10, r16, EXP_H3210, r17, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@061,*/ exe(OP_ADD3, &r11, r19, EXP_H3210, r20, EXP_H3210, r21, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@061,*/ exe(OP_ADD3, &r12, r22, EXP_H3210, r23, EXP_H3210, r24, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@062,*/ exe(OP_ADD3, &r00, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@063,*/ exe(OP_MCAS, &r31, OLL, EXP_H3210, r00, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); // FF if match
            /*@063,*/ mop(OP_STBR, 3, &r31, r8[CHIP]++, 0, MSK_DO, r8t[CHIP], dw0, 0, 0, (U11)NULL, dw0);

            /* map#9 */
            /*@058,*/ exe(OP_ADD, &t8[CHIP], t8[CHIP], EXP_H3210, 1LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r00, slen8, EXP_H3210, 1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r01, slen8, EXP_H3210, 2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r02, slen8, EXP_H3210, 3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ exe(OP_MCAS, &r03, slen8, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@057,*/ mop(OP_LDBR, 1, &r57[1][0][1], t8[CHIP], 0, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ mop(OP_LDBR, 1, &r57[1][0][0], t8[CHIP], 1, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[1][1][1], t8[CHIP], 2, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[1][1][0], t8[CHIP], 3, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[2][1][1], t8[CHIP], 4, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[2][1][0], t8[CHIP], 5, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[3][1][1], t8[CHIP], 6, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@057,*/ exe(OP_LDBR, 1, &r57[3][1][0], t8[CHIP], 7, MSK_DO, t7t[CHIP], dwi, 0, 0, (U11)NULL, dwi);
            /*@058,*/ exe(OP_CMP_NE, &r16, c80, EXP_H3210, BR[57][0][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r00, OP_NOP, OLL); // 1 if unmatch
            /*@058,*/ exe(OP_CMP_NE, &r17, c81, EXP_H3210, BR[57][0][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r01, OP_NOP, OLL); // 1 if unmatch
            /*@058,*/ exe(OP_CMP_NE, &r18, c82, EXP_H3210, BR[57][1][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r02, OP_NOP, OLL); // 1 if unmatch
            /*@058,*/ exe(OP_CMP_NE, &r19, c83, EXP_H3210, BR[57][1][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r03, OP_NOP, OLL); // 1 if unmatch
            /*@059,*/ exe(OP_MCAS, &r04, slen8, EXP_H3210, 5, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@059,*/ exe(OP_MCAS, &r05, slen8, EXP_H3210, 6, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@059,*/ exe(OP_MCAS, &r06, slen8, EXP_H3210, 7, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@059,*/ exe(OP_MCAS, &r07, slen8, EXP_H3210, 8, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            /*@060,*/ exe(OP_CMP_NE, &r20, c84, EXP_H3210, BR[57][2][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r04, OP_NOP, OLL); // 1 if unmatch
            /*@060,*/ exe(OP_CMP_NE, &r21, c85, EXP_H3210, BR[57][2][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r05, OP_NOP, OLL); // 1 if unmatch
            /*@060,*/ exe(OP_CMP_NE, &r22, c86, EXP_H3210, BR[57][3][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r06, OP_NOP, OLL); // 1 if unmatch
            /*@060,*/ exe(OP_CMP_NE, &r23, c87, EXP_H3210, BR[57][3][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r07, OP_NOP, OLL); // 1 if unmatch
            /*@061,*/ exe(OP_ADD3, &r10, r16, EXP_H3210, r17, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@061,*/ exe(OP_ADD3, &r11, r19, EXP_H3210, r20, EXP_H3210, r21, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@061,*/ exe(OP_ADD3, &r12, r22, EXP_H3210, r23, EXP_H3210, r24, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@062,*/ exe(OP_ADD3, &r00, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
            /*@063,*/ exe(OP_MCAS, &r31, OLL, EXP_H3210, r00, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); // FF if match
            /*@063,*/ mop(OP_STBR, 3, &r31, r8[CHIP]++, 0, MSK_DO, r8t[CHIP], dw0, 0, 0, (U11)NULL, dw0);
        }
    }
    //EMAX5A end
    //EMAX5A drain_dirty_lmm
}
}

```

pbmsrch+rmm-search-emax6.obj

BR/row: max=16 min=2 ave=9 EA/row: max=8 min=0 ave=1 ARpass/row: max=0




Figure.3.9: String search

3.2.4 16x16 Convolution

```
cent% make -f Makefile-csim.emax6+dma all clean
cent% ../../src/csim/csim -x conv16-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean
zynq% ./conv16-zynq.emax6+dma
```

This is a 16x16 convolution operation. Only one row is calculated by one burst operation. This is a stencil calculation and mapdist = 2.

```
conv16_x1(float *yi, float *yo)
{
    U11 loop = image_WD/2-8;
    U11 x = 8;
#if !defined(EMAX5) && !defined(EMAX6)
    while (loop--)
    {
        yo[x] = yim8[x-8]*SCON[ 0]+yim8[x-7]*SCON[ 1]+yim8[x-6]*SCON[ 2]+yim8[x-5]*SCON[ 3]+yim8[x-4]*SCON[ 4]+yim8[x-3]*SCON[ 5]+yim8[x-2]*SCON[ 6]+yim8[x-1]*SCON[ 7]
        + yim8[x+0]*SCON[ 8]+yim8[x+1]*SCON[ 9]+yim8[x+2]*SCON[ 10]+yim8[x+3]*SCON[ 11]+yim8[x+4]*SCON[ 12]+yim8[x+5]*SCON[ 13]+yim8[x+6]*SCON[ 14]+yim8[x+7]*SCON[ 15]
        + yim7[x-8]*SCON[ 16]+yim7[x-7]*SCON[ 17]+yim7[x-6]*SCON[ 18]+yim7[x-5]*SCON[ 19]+yim7[x-4]*SCON[ 20]+yim7[x-3]*SCON[ 21]+yim7[x-2]*SCON[ 22]+yim7[x-1]*SCON[ 23]
        + yim7[x+0]*SCON[ 24]+yim7[x+1]*SCON[ 25]+yim7[x+2]*SCON[ 26]+yim7[x+3]*SCON[ 27]+yim7[x+4]*SCON[ 28]+yim7[x+5]*SCON[ 29]+yim7[x+6]*SCON[ 30]+yim7[x+7]*SCON[ 31]
        + yim6[x-8]*SCON[ 32]+yim6[x-7]*SCON[ 33]+yim6[x-6]*SCON[ 34]+yim6[x-5]*SCON[ 35]+yim6[x-4]*SCON[ 36]+yim6[x-3]*SCON[ 37]+yim6[x-2]*SCON[ 38]+yim6[x-1]*SCON[ 39]
        ;
        + yip1[x+0]*SCON[152]+yip1[x+1]*SCON[153]+yip1[x+2]*SCON[154]+yip1[x+3]*SCON[155]+yip1[x+4]*SCON[156]+yip1[x+5]*SCON[157]+yip1[x+6]*SCON[158]+yip1[x+7]*SCON[159]
        + yip2[x-8]*SCON[160]+yip2[x-7]*SCON[161]+yip2[x-6]*SCON[162]+yip2[x-5]*SCON[163]+yip2[x-4]*SCON[164]+yip2[x-3]*SCON[165]+yip2[x-2]*SCON[166]+yip2[x-1]*SCON[167]
        + yip2[x+0]*SCON[168]+yip2[x+1]*SCON[169]+yip2[x+2]*SCON[170]+yip2[x+3]*SCON[171]+yip2[x+4]*SCON[172]+yip2[x+5]*SCON[173]+yip2[x+6]*SCON[174]+yip2[x+7]*SCON[175]
        + yip3[x-8]*SCON[176]+yip3[x-7]*SCON[177]+yip3[x-6]*SCON[178]+yip3[x-5]*SCON[179]+yip3[x-4]*SCON[180]+yip3[x-3]*SCON[181]+yip3[x-2]*SCON[182]+yip3[x-1]*SCON[183]
        + yip3[x+0]*SCON[184]+yip3[x+1]*SCON[185]+yip3[x+2]*SCON[186]+yip3[x+3]*SCON[187]+yip3[x+4]*SCON[188]+yip3[x+5]*SCON[189]+yip3[x+6]*SCON[190]+yip3[x+7]*SCON[191]
        + yip4[x-8]*SCON[192]+yip4[x-7]*SCON[193]+yip4[x-6]*SCON[194]+yip4[x-5]*SCON[195]+yip4[x-4]*SCON[196]+yip4[x-3]*SCON[197]+yip4[x-2]*SCON[198]+yip4[x-1]*SCON[199]
        + yip4[x+0]*SCON[200]+yip4[x+1]*SCON[201]+yip4[x+2]*SCON[202]+yip4[x+3]*SCON[203]+yip4[x+4]*SCON[205]+yip4[x+5]*SCON[206]+yip4[x+7]*SCON[207]
        + yip5[x-8]*SCON[208]+yip5[x-7]*SCON[209]+yip5[x-6]*SCON[210]+yip5[x-5]*SCON[211]+yip5[x-4]*SCON[212]+yip5[x-3]*SCON[213]+yip5[x-2]*SCON[214]+yip5[x-1]*SCON[215]
        + yip5[x+0]*SCON[216]+yip5[x+1]*SCON[217]+yip5[x+2]*SCON[218]+yip5[x+3]*SCON[219]+yip5[x+4]*SCON[220]+yip5[x+5]*SCON[221]+yip5[x+6]*SCON[222]+yip5[x+7]*SCON[223]
        + yip6[x-8]*SCON[224]+yip6[x-7]*SCON[225]+yip6[x-6]*SCON[226]+yip6[x-5]*SCON[227]+yip6[x-4]*SCON[228]+yip6[x-3]*SCON[229]+yip6[x-2]*SCON[230]+yip6[x-1]*SCON[231]
        + yip6[x+0]*SCON[232]+yip6[x+1]*SCON[233]+yip6[x+2]*SCON[234]+yip6[x+3]*SCON[235]+yip6[x+4]*SCON[236]+yip6[x+5]*SCON[237]+yip6[x+6]*SCON[238]+yip6[x+7]*SCON[239]
        + yip7[x-8]*SCON[240]+yip7[x-7]*SCON[241]+yip7[x-6]*SCON[242]+yip7[x-5]*SCON[243]+yip7[x-4]*SCON[244]+yip7[x-3]*SCON[245]+yip7[x-2]*SCON[246]+yip7[x-1]*SCON[247]
        + yip7[x+0]*SCON[248]+yip7[x+1]*SCON[249]+yip7[x+2]*SCON[250]+yip7[x+3]*SCON[251]+yip7[x+4]*SCON[252]+yip7[x+5]*SCON[253]+yip7[x+6]*SCON[254]+yip7[x+7]*SCON[255];
        x += 2;
    }
#endif
```

```
U11 AR[64][4];           /* output of EX   in each unit */
U11 BR[64][4][4];       /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 c000=DCON[ 0], c002=DCON[ 1], c004=DCON[ 2], c006=DCON[ 3], c008=DCON[ 4], c010=DCON[ 5], c012=DCON[ 6], c014=DCON[ 7];
U11 c016=DCON[ 8], c018=DCON[ 9], c020=DCON[ 10], c022=DCON[ 11], c024=DCON[ 12], c026=DCON[ 13], c028=DCON[ 14], c030=DCON[ 15];
U11 c032=DCON[ 16], c034=DCON[ 17], c036=DCON[ 18], c038=DCON[ 19], c040=DCON[ 20], c042=DCON[ 21], c044=DCON[ 22], c046=DCON[ 23];
U11 c048=DCON[ 24], c050=DCON[ 25], c052=DCON[ 26], c054=DCON[ 27], c056=DCON[ 28], c058=DCON[ 29], c060=DCON[ 30], c062=DCON[ 31];
U11 c064=DCON[ 32], c066=DCON[ 33], c068=DCON[ 34], c070=DCON[ 35], c072=DCON[ 36], c074=DCON[ 37], c076=DCON[ 38], c078=DCON[ 39];
:
U11 c240=DCON[120], c242=DCON[121], c244=DCON[122], c246=DCON[123], c248=DCON[124], c250=DCON[125], c252=DCON[126], c254=DCON[127];
//EMAX5 begin x1 mapdist=2
while (loop--) {          /* mapped to WHILE() on BR[15][0][0] stage#0 */
    mop(OP_LDR, 3, &BR[0][0][1], yim80++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    mop(OP_LDR, 3, kr1, yim81++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    mop(OP_LDR, 3, kr2, yim82++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    mop(OP_LDR, 3, kr3, yim83++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    mop(OP_LDR, 3, kr4, yim84++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    mop(OP_LDR, 3, kr5, yim85++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    mop(OP_LDR, 3, kr6, yim86++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    mop(OP_LDR, 3, kr7, yim87++, 0, MSK_DO, yim80, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
    exe(OP_FMA, kr10, OLL, EXP_H3210, BR[0][0][1], EXP_H3210, c000, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_FMA, kr11, OLL, EXP_H3210, r1, EXP_H3210, c002, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_FMA, kr12, OLL, EXP_H3210, r2, EXP_H3210, c004, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_FMA, kr13, OLL, EXP_H3210, r3, EXP_H3210, c006, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_FMA, kr20, r10, EXP_H3210, r4, EXP_H3210, c008, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    exe(OP_FMA, kr21, r11, EXP_H3210, r5, EXP_H3210, c010, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    exe(OP_FMA, kr22, r12, EXP_H3210, r6, EXP_H3210, c012, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    exe(OP_FMA, kr23, r13, EXP_H3210, r7, EXP_H3210, c014, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    mop(OP_LDR, 3, &BR[2][0][1], yim70++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    mop(OP_LDR, 3, kr1, yim71++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    mop(OP_LDR, 3, kr2, yim72++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    mop(OP_LDR, 3, kr3, yim73++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    mop(OP_LDR, 3, kr4, yim74++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    mop(OP_LDR, 3, kr5, yim75++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    mop(OP_LDR, 3, kr6, yim76++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    mop(OP_LDR, 3, kr7, yim77++, 0, MSK_DO, yim70, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    :
    exe(OP_FMA, kr10, r20, EXP_H3210, BR[30][0][1], EXP_H3210, c240, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#31 */
    exe(OP_FMA, kr11, r21, EXP_H3210, r1, EXP_H3210, c242, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#31 */
    exe(OP_FMA, kr12, r22, EXP_H3210, r2, EXP_H3210, c244, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#31 */
    exe(OP_FMA, kr13, r23, EXP_H3210, r3, EXP_H3210, c246, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#31 */
    exe(OP_FMA, kr20, r10, EXP_H3210, r4, EXP_H3210, c248, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#32 */
    exe(OP_FMA, kr21, r11, EXP_H3210, r5, EXP_H3210, c250, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#32 */
    exe(OP_FMA, kr22, r12, EXP_H3210, r6, EXP_H3210, c252, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#32 */
    exe(OP_FMA, kr23, r13, EXP_H3210, r7, EXP_H3210, c254, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#32 */
    /* stage#33 */
    exe(OP_FAD, kr10, r20, EXP_H3210, r21, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#33 */
    exe(OP_FAD, kr11, r21, EXP_H3210, r1, EXP_H3210, c242, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#33 */
    exe(OP_FAD, kr12, r22, EXP_H3210, r2, EXP_H3210, c244, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#33 */
    exe(OP_FAD, kr13, r23, EXP_H3210, r3, EXP_H3210, c246, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#33 */
    /* stage#34 */
    exe(OP_FAD, &AR[35][0], r10, EXP_H3210, r12, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#34 */
    /* stage#35 */
    mop(OP_STR, 3, &AR[35][0], yoo++, OLL, MSK_DO, (U11)yoo, 152, 0, 0, yop, 152); /* stage#35 */
}
//EMAX5 end
#endif
}
```

conv16-x1-emax6.obj

BR/row: max=16 min=2 ave=12 EA/row: max=16 min=0 ave=7 ARpass/row: max=0




Figure.3.10: 16x16 Convolution

3.2.5 VBGMM_Logsum

```
cent% make -f Makefile-csim.emax6+dma test016-csim.emax6+dma clean
cent% ../../src/csim/csim -x test016-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma test016-zynq.emax6+dma clean
zynq% ./test016-zynq.emax6+dma
```

```
for (chip=0; chip<NCHIP; chip++) { /* will be parallelized by multi-chip (M/#chip) */
    for (grp=M/NCHIP*chip; grp<M/NCHIP*(chip+1); grp+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
        typedef struct {Uint i[4];} Ui4;
        Ui4 *c60 = C1+grp*M, *c600 = c60;
        U11 row, bofs, rofs;
        U11 b00;
        U11 PARAM = 0x0000000100000001LL; /* 1 */
//EMAXSA begin x1 mapdist=0
/*2*/ for (INITi=1,LOOP1=RMGRP, row=0-M*4; LOOP1--; INITi--) { /* stage#0 */
    /*1*/ for (INIT0=1,LOOP0=M/W,bofs=0-W*4; LOOP0--; INIT0--) {
        exe(OP_ADD,      &bofs, INIT0?bofs:bofs, EXP_H3210, W*4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000000ffffffffffLL, OP_NOP, OLL);/* stage#0 */
        exe(OP_ADD,      &row,  row, EXP_H3210, INIT0?W*4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD,      &rofs, row, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000000ffffffffffLL, OP_NOP, OLL);/* stage#1 */
        mop(OP_LDWR,     1, &b00, (U11)c600, (U11)rofs, MSK_WO, (U11)c60, M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#2 */
        exe(OP_ADD,      &b00, INIT0?b00:b00, EXP_H3210, PARAM, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
        mop(OP_STWR,     1, &b00, (U11)rofs, (U11)c600, MSK_D0, (U11)c60, M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#2 */
    }
}
//EMAXSA end
//EMAXSA drain_dirty_lmm
}
```

3.2.6 Stochastic sgemm00

```
cent% make -f Makefile-csim.emax6+dma test021-csim.emax6+dma clean
cent% ../../src/csim/csim -x test021-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma test021-zynq.emax6+dma clean
zynq% ./test021-zynq.emax6+dma
```




Figure 3.11: Stochastic sgemm00

```
for (top=0; top<BS/NCHIP; top+=H) { /* will be parallelized by multi-chip (M/#chip) */
    for (blk=0; blk<OC4; blk+=RMGRP) { /* 3 重ループ展開の外側対象 */
        char *a[H][NCHIP];
        char *b, *b0;
        char *c[H][NCHIP], *c0[H][NCHIP];
        b = (Uchar*)i_m0B+blk*IC32; b0 = b+IC32*0;
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            for (k=0; k<H; k++) {
                a[k][CHIP] = (Uchar*)i_mOA+(CHIP*BS/NCHIP+top+k)*IC32;
                c[k][CHIP] = (Uchar*)i_mOC+(CHIP*BS/NCHIP+top+k)*OC4+blk;
                c0[k][CHIP]= c[k][CHIP]+0;
            }
        }
    }
}

#define spike01_core1(r, s) \
    mod(OP_LDRQ, 1, BR[r][2], (U11)b0, (U11)bofs, MSK_W1, (U11)b, IC32D4RMRGP, 0, 0, (U11)NULL, IC32D4RMRGP); /* stage#2 */ \
    mod(OP_LDRQ, 1, BR[r][1], (U11)a[s][CHIP], (U11)cofs, MSK_W1, (U11)a[s][CHIP], IC32D4, 0, 0, (U11)NULL, IC32D4); /* stage#2 */ \
    exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */ \
    mod(OP_LDBR, 1, &b0, (U11)c0[s][CHIP], (U11)oofs, MSK_W0, (U11)c[s][CHIP], RMGRPD4, 0, 1, (U11)NULL, RMGRPD4); /* stage#2 */ \
    ex4(OP_SFMA, &b0, INIT0?b00:b0, EXP_H3210, BR[r][1], EXP_H3210, BR[r][2], EXP_H3210, OP_NOP, 3LL, OP_NOP, OLL); /* stage#2 */ \
    mod(OP_STBR, 1, &b0, (U11)oofs, (U11)c0[s][CHIP], MSK_D0, (U11)c[s][CHIP], RMGRPD4, 0, 1, (U11)NULL, RMGRPD4); /* stage#2 */

//EMAX5A begin smax02 mapdst0
/**/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
/**/ for (INIT1=1,LOOP1=RMGRP,rofs=(0-IC32)<<32|(0-1LL)&0xffffffff; LOOP1--; INIT1=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
/**/ /**/ for (INIT0=1,LOOP0=IC32/32,cofs=(0-32LL)<<32|(0)&0xffffffff; LOOP0--; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
/**/ /**/ for (INIT0=1,LOOP0=IC32/32,cofs=(0-32LL)<<32|(0)&0xffffffff; LOOP0--; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, (32LL)<<32|(0), EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffffLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?IC321:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD, &b0, rofs, EXP_H3210, cofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0xfffffffffffffLL, OP_NOP, OLL); /* stage#1 */
        exe(OP_ADD, &oofs, rofs, EXP_H3210, cofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL); /* stage#1 */
    }

    spike01_core1( 2, 0);
    spike01_core1( 3, 1);
    spike01_core1( 4, 2);
    :
    spike01_core1(20, 18);
    spike01_core1(21, 19); /* H=20 */
    spike01_core1(22, 20);
    spike01_core1(23, 21);
    spike01_core1(24, 22);
    spike01_core1(25, 23);
    spike01_core1(26, 24); /* H=25 */
    :
    spike01_core1(50, 48);
    spike01_core1(51, 49); /* H=50 */
}
}
//EMAX5A end
}

//EMAX5A drain_dirty_lmm
```

smax-smax2-emax6.obj

BR/row: max=13 min=2 ave=12 EA/row: max=4 min=0 ave=3 ARpass/row: max=0




Figure.3.12: Stochastic sgemm00




Figure 3.13: SFMA 1st stage




Figure 3.14: SFMA 2nd and 3rd stage

3.2.7 Sparse matrix multiplication

```
cent% make -f Makefile-csim.emax6+dma test022-csim.emax6+dma clean
cent% ../../src/csim/csim -x test022-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma test022-zynq.emax6+dma clean
zynq% ./test022-zynq.emax6+dma
```




Figure.3.15: Sparse matrix multiplication

Single flow

```
for (blk=0; blk<M2; blk+=RMGRP) { /* 3 重ループ展開の外側対象 */
    for (top=0; top<M1/NCHIP; top+=H) { /* will be parallelized by multi-chip (M/#chip) */
        packed *a[H][NCHIP], *a0[H][NCHIP];
        packed *b, *b0[H];
        float *c[H][NCHIP], *c0[H][NCHIP];
        b = B32_P+blk*LP;
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            for (k=0; k<H; k++) {
                a[K][CHIP] = A32_P+(CHIP*M1/NCHIP+top+k)*LP;
                c[K][CHIP] = C32_1+(CHIP*M1/NCHIP+top+k)*M2+blk;
                c0[K][CHIP] = c[K][CHIP]+0;
            }
        }
#define sparse_core1(r, h)
        mex(OP_CMPA_LE, &b0[h], INIT0?b:b0[h], INIT0?0:8, OP_CMPA_GE, &a0[h][CHIP], INIT0?a[h][CHIP]:a0[h][CHIP], INIT0?0:8, OLL, BR[r][2][1], BR[r][2][0]);\
        mop(OP_LDR, 3, &BR[r][2][1], b0[h], bofs, MSK_W1, b, 2*LP*RMGRP, 0, 0, NULL, 2*LP*RMGRP);/*LMM[2] col2*/\
        mop(OP_LDR, 3, &BR[r][2][0], a0[h][CHIP], bofs, MSK_W0, a[h][CHIP], 2*LP, 0, 0, NULL, 2*LP);/*LMM[1] col2*/\
        exe(OP_NOP, 0, OLL, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0);\
        mop(OP_LDWR, 1, &c00, c0[h][CHIP], oofs, MSK_W0, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP);\
        exe(OP_CFMA, &c00, INIT0?c00:c00, EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][2][0], EXP_H3210, OP_NOP, 0, OP_NOP, 0);\
        mop(OP_STWR, 1, &c00, oofs, c0[h][CHIP], MSK_D0, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP);

//EMAX5A begin imax mapdist=0
/**/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
/**/for (INIT1=1,LOOP1=RMGRP,rofs=(0-LP*8)<<32|(0-4LL)&0xffffffff; LOOP1--; INIT1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */\
/* */for (INIT0=1,LOOP0=LP,cofs=(0LL)<<32|(0LL)&0xffffffff; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */\
    exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?(LP*8)<<32|(4LL):0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */\
    exe(OP_ADD, &bofs, rofs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffff00000000LL, OP_NOP, OLL); /* stage#1 */\
    exe(OP_ADD, &oofs, rofs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffff1L, OP_NOP, OLL); /* stage#1 */\
    sparse_core1(2, 0);
    sparse_core1(3, 1);
    sparse_core1(4, 2);
    sparse_core1(5, 3);
    sparse_core1(6, 4);
    sparse_core1(7, 5);
    sparse_core1(8, 6);
    sparse_core1(9, 7);
    sparse_core1(10, 8);
    sparse_core1(11, 9);
    sparse_core1(12, 10);
    sparse_core1(13, 11);
    sparse_core1(14, 12);
    sparse_core1(15, 13);
    sparse_core1(16, 14);
    sparse_core1(17, 15); /* H=16 */
}
}
}
//EMAX5A end
}
}
//EMAX5A drain_dirty_lmm
```




Figure 3.16: Data path for sparse matrix multiplication




Figure 3.17: Timing chart (single flow)

test022-imax-emax6.obj

BR/row: max=6 min=2 ave=5 EA/row: max=4 min=0 ave=3 ARpass/row: max=0




Figure 3.18: Sparse matrix multiplication (single flow)

Dual flow

```

for (blk=0; blk<M2; blk+=RMGRP) { /* 3 重ループ展開の外側対象 */
    for (top=0; top<M1/NCHIP; top++) { /* will be parallelized by multi-chip (M/#chip) */
        packed [*H][NCHIP], *a0[H][2][NCHIP]; /* a は共通,a0 は同一行を参照(移動パターンが違うので 2 つ必要) */
        packed *b2[], *b0[H][2]; /* b は共通,b0 の 2 行を lunit にマルチスレッド化すれば c が連続 */
        float *c[H][NCHIP], *c0[H][2][NCHIP]; /* c は共通,c0 は連続 */
        b[0] = B32_P+(blk+0)*LP;
        b[1] = B32_P+(blk+1)*LP;
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            for (k=0; k<H; k++) {
                a[k][CHIP] = A32_P+(CHIP*M1/NCHIP+top+k)*LP;
                c[k][CHIP] = C32_1+(CHIP*M1/NCHIP+top+k)*M2+blk;
                c0[k][0][CHIP] = c[k][CHIP]+0;
                c0[k][1][CHIP] = c[k][CHIP]+1;
            }
        }
#define sparse_core1(r, h) \
    max(OP_CMPA_LB, &b0[h][0], INIT0?b[0]:b0[h][0], INIT0?0:8, OP_CMPA_GE, &a0[h][0][CHIP], INIT0?a[h][0][CHIP], INIT0?0:8, OLL, BR[r][2][1], BR[r][2][0]);\ \
    mop(OP_LDR, 3, &BR[r][2][1], b0[h][0], bofs, MSK_W1, b[0], 2*LP*RMGRP, 0, 0, NULL, 2*LP*RMGRP);\ \
    mop(OP_LDR, 3, &BR[r][2][0], a0[h][0][CHIP], bofs, MSK_W0, a[h][CHIP], 2*LP, 0, 0, NULL, 2*LP);\ \
    max(OP_CMPA_LB, &b0[h][1], INIT0?b[1]:b0[h][1], INIT0?0:8, OP_CMPA_GE, &a0[h][1][CHIP], INIT0?a[h][1][CHIP], INIT0?0:8, BR[r][3][1], BR[r][3][0]);\ \
    mop(OP_LDR, 3, &BR[r][3][1], b0[h][1], bofs, MSK_W1, b[0], 2*LP*RMGRP, 0, 0, NULL, 2*LP*RMGRP);\ \
    mop(OP_LDR, 3, &BR[r][3][0], a0[h][1][CHIP], bofs, MSK_W0, a[h][CHIP], 2*LP, 0, 0, NULL, 2*LP);\ \
    exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0);\ \
    mop(OP_LDRW, 1, &c00, c0[h][0][CHIP], oofs, MSK_W0, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP);\ \
    exe(OP_CFM, &c00, INIT0?c00:c00, EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][2][0], EXP_H3210, OP_NOP, 0, OP_NOP, 0);\ \
    mop(OP_STWR, 1, &c00, oofs, c0[h][0][CHIP], MSK_DO, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP);\ \
    mop(OP_LDWR, 1, &c01, c0[h][1][CHIP], oofs, MSK_W0, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP);\ \
    exe(OP_CFM, &c01, INIT0?c01:c01, EXP_H3210, BR[r][3][1], EXP_H3210, BR[r][3][0], EXP_H3210, OP_NOP, 0, OP_NOP, 0);\ \
    mop(OP_STWR, 1, &c01, oofs, c0[h][1][CHIP], MSK_DO, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP)
//MAX5A begin imax mapdist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
/*2*/ for (INIT1=1,LOOP1=RMGRP/2,rofs=(0~8*LP*2)<<32|((0~8L)&0xffffffff); LOOP1++; INIT1=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
/*1*/ for (INIT0=1,LOOP0=LOOP1,rofs=(0LL)&0xffffffff; LOOP0--; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?(8*LP*2)<<32|(8LL):0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_ADD, &bofs, rofs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffff00000000LL, OP_NOP, OLL);
        exe(OP_ADD, &oofs, rofs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffll, OP_NOP, OLL);
        sparse_core1( 2, 0);
        sparse_core1( 3, 1); /* H=2 */
        sparse_core1( 4, 2);
        sparse_core1( 5, 3); /* H=4 */
        sparse_core1( 6, 4);
        sparse_core1( 7, 5);
        sparse_core1( 8, 6);
        sparse_core1( 9, 7); /* H=8 */
        sparse_core1(10, 8);
        sparse_core1(11, 9);
        sparse_core1(12, 10);
        sparse_core1(13, 11);
        sparse_core1(14, 12);
        sparse_core1(15, 13);
        sparse_core1(16, 14);
        sparse_core1(17, 15); /* H=16 */
    }
}
//MAX5A end
}
//MAX5A drain_dirty_lmm

```




Figure 3.19: Timing chart (dual flow)

test022-imax-emax6.obj

BR/row: max=9 min=2 ave=7 EA/row: max=8 min=0 ave=7 ARpass/row: max=0




Figure.3.20: Sparse matrix multiplication (dual flow)

3.2.8 Sparse matrix compression

```
cent% make -f Makefile-csim.emax6+dma test024-csim.emax6+dma clean
cent% ../../src/csim/csim -x test024-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma test024-zynq.emax6+dma clean
zynq% ./test024-zynq.emax6+dma
```

This code can compress dense-matrix to sparse-matrix format. Even though mapdist=0, same LMM is used for double buffering. post-drain of previous result, current execution, and pre-feching of next dense-matrix are overlapped for speedup. Storing BasIP is eliminated by setting f=1 in mop() (first load becomes overhead).

```
*Bas1P = B32_P-1; /* end of B32_0 */
for (i=0; i<M1; i+=RMGRP) {
    r1      = (U11)(i*M2-1)<<32;
    ibase0 = B32_0+i*M2;
    itop0  = B32_0+i*M2;
    itop1  = itop0+RMGRP*M2;
    obase0 = *Bas1P; /* end of B32_0 */
    otop1  = otop0;
    otop0  = *Bas1P+8; /* top of B32_P */

/*with-prefetch/post-drain
//EMAX5A begin inax mapdist=0
/*3*/for (CHIP=0; CHIP<NCCHIP; CHIP++) {
/*2*/for (INITI=1,LOOP1=RMGRP,rofs=0; LOOP1--; INITI=0) {
/*1*/for (INITD=1,LOOPD=M2,cofs=0; LOOPD--; INITD=0) {
        mop(OP_LDWR, 1, &r0,           ibase0++,          0,               MSK_D0,       itop0, M2*RMGRP, 0, 0, 0, itop1, M2*RMGRP);
        exe(OP_ADD,   &r1,           r1,             EXP_H3210, 0x100000000LL, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
        exe(OP_NOP,   &std,          r1,             EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, r0, OP_NOP, OLL);
        exe(OP_CMP_EQ, &c0,          r0,             EXP_H1010, 0x00000000LL, EXP_H1010, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
        exe(OP_CMP_EQ, &c1,          r0,             EXP_H1010, 0x80000000LL, EXP_H1010, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
        exe(OP_NOP,   &c2,          c0,             EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, cc1, OP_NOP, OLL);
        exe(OP_CMov,  &ofs,          c2,             EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
        exe(OP_ADD,   &obase0,       obase0,          EXP_H3210, ofs, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
        mop(OP_STR,   3,  &obase0,       Bas1P,          0,               MSK_D0,       Bas1P, 2, 0, 0, NULL, 2);
        exe(OP_NOP,   &AR[5][0],     0,   EXP_H3210, 0, EXP_H3210, 0, EXP_H1010, OP_NOP, 0, OP_NOP, OLL);
        cex(OP_CEXE,  &ex0,          0, 0, 0, cc2, 0x0001);
        mop(OP_STR,   ex0, &std,       obase0,          0,               MSK_D0,       otop0, LP*2*RMGRP, 0, 0, otop1, LP*2*RMGRP);
    }
}
}
//EMAX5A end
//EMAX5A drain_dirty_lmm
}
count1 = (packed*)Bas1P-(packed*)B32_P+1;
printf("Bas1P=%08.8x.%08.8x Packed=%d\n", (UInt)(*Bas1P>>32), (UInt)*Bas1P, count1);
```

test024-imax-emax6.obj

BR/row: max=5 min=3 ave=3

EA/row: max=2 min=0 ave=0

ARpass/row: max=0




Figure.3.21: Sparse matrix compression

3.3 2D-imaging

```
cent% make -f Makefile-csim.emax6+dma all clean
cent% ../../src/csim/csim -x filter-csim.emax6+dma -f 81.ppm 82.ppm
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean
zynq% ./filter-zynq.emax6+dma -f 81.ppm 82.ppm
```

3.3.1 Tone_curve



Figure 3.22: Tone curve

Performs color conversion on an image based on the conversion table for each RGB color. By one burst operation, 6 rows of EMAX are configured (RMGRP = 6) to calculate for 10 locations (OMAP = 10). Mapdist = 0 because it is not a stencil calculation. Performance can be improved by PLOAD using unused stages.

```
void tone_curve(Uint *r, Uint *d, Uchar *t) /* R, D, lut */
#if !defined(EMAX5) && !defined(EMAX6)
for (top=PAD; top<HT-PAD; top++) { /* will be parallelized by multi-chip (M/#chip) */
    for (cofs=PAD; cofs<WD-PAD; cofs++) {
        Uint pix = *(r+top*WD+cofs);
        *(d+top*WD+cofs) = ((t[pix>>24])<<24 | (t[256+((pix>>16)&255)])<<16 | (t[512+((pix>>8)&255)])<<8);
    }
}
#endif

for (top=0; top<RRANGE; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
        for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = (CHIP*RRANGE*OMAP+top*rofs)*WD;
            for (cofs=PAD; cofs<WD-PAD; cofs++) {
                for (oc=0; oc<OMAP; oc++) {
                    Uint pix = *(r+idx+oc*RRANGE*WD+cofs);
                    *(d+idx+oc*RRANGE*WD+cofs) = ((t[pix>>24])<<24 | (t[256+((pix>>16)&255)])<<16 | (t[512+((pix>>8)&255)])<<8);
                }
            }
        }
    }
}
```

```

U11 LOOP1, LOOPO;
U11 INIT1, INITO;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
for (top=0; top<RRANGE; top+=RMGRP) {
    U11 rtop0[NCHIP], dtop0[NCHIP];
    U11 rtop1[NCHIP], dtop1[NCHIP];
    U11 rtop2[NCHIP], dtop2[NCHIP];
    U11 rtop3[NCHIP], dtop3[NCHIP];
    U11 rtop4[NCHIP], dtop4[NCHIP];
    U11 rtop5[NCHIP], dtop5[NCHIP];
    U11 rtop6[NCHIP], dtop6[NCHIP];
    U11 rtop7[NCHIP], dtop7[NCHIP];
    U11 rtop8[NCHIP], dtop8[NCHIP];
    U11 rtop9[NCHIP], dtop9[NCHIP];
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    rtop0[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*0+top)*WD; dtop0[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*0+top)*WD;
    :
    rtop[CHIP] = r+(CHIP*RRANGE*OMAP+RRANGE*9+top)*WD; dtop9[CHIP] = d+(CHIP*RRANGE*OMAP+RRANGE*9+top)*WD;
}
//EMAXSA begin tone_curve.mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*2*/for (INIT1=1,LOOP1=RMGRP,rofs=0-WD*4; LOOP1--; INIT1=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
/*1*/for (INIT0=1,LOOP0=WD,rofs=0; LOOP0--; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
    exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000000fffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?WD*4:0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    exe(OP_ADD, &rofs, rofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000000fffffffLL, OP_NOP, OLL); /* stage#1 */
/*map0*/
mop(OP_LDWR, 1, &BR[2][1][1], (U11)rtop0[CHIP], pofs, MSK_D0, (U11)rtop0[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#2 */
mop(OP_LDBR, 1, &BR[3][1][1], (U11)t1, BR[2][1][1], MSK_B3, (U11)t1, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#3 */
mop(OP_LDBR, 1, &BR[3][2][1], (U11)t2, BR[2][1][1], MSK_B2, (U11)t2, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#3 */
mop(OP_LDBR, 1, &BR[3][3][1], (U11)t3, BR[2][1][1], MSK_B1, (U11)t3, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#3 */
exe(OP_MMGR, &r1, BR[3][1][1], EXP_H3210, BR[3][2][1], EXP_H3210, BR[3][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
mop(OP_STWR, 3, &r1, (U11)dtop0[CHIP], pofs, MSK_D0, (U11)dtop0[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#3 */
:
/*map5*/
mop(OP_LDWR, 1, &BR[12][1][1], (U11)rtop5[CHIP], pofs, MSK_D0, (U11)rtop5[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#12 */
mop(OP_LDBR, 1, &BR[13][1][1], (U11)t1, BR[12][1][1], MSK_B3, (U11)t1, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#13 */
mop(OP_LDBR, 1, &BR[13][2][1], (U11)t2, BR[12][1][1], MSK_B2, (U11)t2, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#13 */
mop(OP_LDBR, 1, &BR[13][3][1], (U11)t3, BR[12][1][1], MSK_B1, (U11)t3, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#13 */
exe(OP_MMGR, &r1, BR[13][1][1], EXP_H3210, BR[13][2][1], EXP_H3210, BR[13][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13 */
mop(OP_STWR, 3, &r1, (U11)dtop5[CHIP], pofs, MSK_D0, (U11)dtop5[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#13 */
/*map6*/
mop(OP_LDWR, 1, &BR[14][1][1], (U11)rtop6[CHIP], pofs, MSK_D0, (U11)rtop6[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#14 */
mop(OP_LDBR, 1, &BR[15][1][1], (U11)t1, BR[14][1][1], MSK_B3, (U11)t1, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#15 */
mop(OP_LDBR, 1, &BR[15][2][1], (U11)t2, BR[14][1][1], MSK_B2, (U11)t2, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#15 */
mop(OP_LDBR, 1, &BR[15][3][1], (U11)t3, BR[14][1][1], MSK_B1, (U11)t3, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#15 */
exe(OP_MMGR, &r1, BR[15][1][1], EXP_H3210, BR[15][2][1], EXP_H3210, BR[15][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#15 */
mop(OP_STWR, 3, &r1, (U11)dtop6[CHIP], pofs, MSK_D0, (U11)dtop6[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#15 */
/*map7*/
mop(OP_LDWR, 1, &BR[16][1][1], (U11)rtop7[CHIP], pofs, MSK_D0, (U11)rtop7[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#16 */
mop(OP_LDBR, 1, &BR[17][1][1], (U11)t1, BR[16][1][1], MSK_B3, (U11)t1, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#17 */
mop(OP_LDBR, 1, &BR[17][2][1], (U11)t2, BR[16][1][1], MSK_B2, (U11)t2, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#17 */
mop(OP_LDBR, 1, &BR[17][3][1], (U11)t3, BR[16][1][1], MSK_B1, (U11)t3, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#17 */
exe(OP_MMGR, &r1, BR[17][1][1], EXP_H3210, BR[17][2][1], EXP_H3210, BR[17][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#17 */
mop(OP_STWR, 3, &r1, (U11)dtop7[CHIP], pofs, MSK_D0, (U11)dtop7[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#17 */
/*map8*/
mop(OP_LDWR, 1, &BR[18][1][1], (U11)rtop8[CHIP], pofs, MSK_D0, (U11)rtop8[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#18 */
mop(OP_LDBR, 1, &BR[18][1][1], (U11)t1, BR[18][1][1], MSK_B3, (U11)t1, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#19 */
mop(OP_LDBR, 1, &BR[18][2][1], (U11)t2, BR[18][1][1], MSK_B2, (U11)t2, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#19 */
mop(OP_LDBR, 1, &BR[18][3][1], (U11)t3, BR[18][1][1], MSK_B1, (U11)t3, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#19 */
exe(OP_MMGR, &r1, BR[18][1][1], EXP_H3210, BR[18][2][1], EXP_H3210, BR[18][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#19 */
mop(OP_STWR, 3, &r1, (U11)dtop8[CHIP], pofs, MSK_D0, (U11)dtop8[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#19 */
/*map9*/
mop(OP_LDWR, 1, &BR[20][1][1], (U11)rtop9[CHIP], pofs, MSK_D0, (U11)rtop9[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#20 */
mop(OP_LDBR, 1, &BR[21][1][1], (U11)t1, BR[20][1][1], MSK_B3, (U11)t1, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#21 */
mop(OP_LDBR, 1, &BR[21][2][1], (U11)t2, BR[20][1][1], MSK_B2, (U11)t2, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#21 */
mop(OP_LDBR, 1, &BR[21][3][1], (U11)t3, BR[20][1][1], MSK_B1, (U11)t3, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#21 */
exe(OP_MMGR, &r1, BR[21][1][1], EXP_H3210, BR[21][2][1], EXP_H3210, BR[21][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#21 */
mop(OP_STWR, 3, &r1, (U11)dtop9[CHIP], pofs, MSK_D0, (U11)dtop9[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP); /* stage#21 */
}
}
//EMAXSA end
}
//EMAXSA drain_dirty_lmm

```

filter+rmm-tone_curve-emax6.obj

BR/row: max=7 min=1 ave=2 EA/row: max=3 min=0 ave=2 ARpass/row: max=0




Figure.3.23: Tone curve

3.3.2 Hokan1 with stencil




Figure 3.24: Hokan

This is the first stage of frame interpolation. It finds the SAD values (4x4) for the 12x12 area and the 4x4 area. It performs SAD calculation for 8 rows by one burst operation (RMGRP = 8). This is a stencil calculation with mapdist = 7.

```

void hokani(UInt *c, UInt *p, struct SAD1 *s) /* W, R, SAD1 */
#ifndef EMAX5 && !defined(EMAX6)
for (top=PAD; top<HT-PAD; top++) { /* scan-lines */
    for (pofs=4; pofs<4; pofs++) {
        Ushort *t = s->SAD1[top/4][pofs+4];
        for (cofs=0; cofs<WD; cofs++) {
            int j = cofs/4;
            int k = cofs/4*2;
            Uint *c2 = c+top*WD;
            Uint *p2 = p+(top+pofs)*WD;
            *t += df(c2[j],p2[j+k-4]) + df(c2[j+1],p2[j+k-3]) + df(c2[j+2],p2[j+k-2]) + df(c2[j+3],p2[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
            *(t+1) += df(c2[j],p2[j+k-3]) + df(c2[j+1],p2[j+k-2]) + df(c2[j+2],p2[j+k-1]) + df(c2[j+3],p2[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
            t += 2;
        }
    }
#endif

for (top=0; top<RRANGE; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*RRANGE+PAD+top+rofs;
            Uint *c0 = c+ idx * WD;
            Uint *p0 = p+(idx-4)*WD;
            Uint *p1 = p+(idx-3)*WD;
            Uint *p2 = p+(idx-2)*WD;
            Uint *p3 = p+(idx-1)*WD;
            Uint *p4 = p+(idx+0)*WD;
            Uint *p5 = p+(idx+1)*WD;
            Uint *p6 = p+(idx+2)*WD;
            Uint *p7 = p+(idx+3)*WD;
            Ushort *t0 = s->SAD1[idx/4][0];
            Ushort *t1 = s->SAD1[idx/4][1];
            Ushort *t2 = s->SAD1[idx/4][2];
            Ushort *t3 = s->SAD1[idx/4][3];
            Ushort *t4 = s->SAD1[idx/4][4];
            Ushort *t5 = s->SAD1[idx/4][5];
            Ushort *t6 = s->SAD1[idx/4][6];
            Ushort *t7 = s->SAD1[idx/4][7];
            for (cofs=0; cofs<WD; cofs++) {
                int j = cofs/4;
                int k = cofs/4*2;
                *t0 += df(c0[j],p0[j+k-4]) + df(c0[j+1],p0[j+k-3]) + df(c0[j+2],p0[j+k-2]) + df(c0[j+3],p0[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t0+1) += df(c0[j],p0[j+k-3]) + df(c0[j+1],p0[j+k-2]) + df(c0[j+2],p0[j+k-1]) + df(c0[j+3],p0[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t0 += 2;
                *t1 += df(c0[j],p1[j+k-4]) + df(c0[j+1],p1[j+k-3]) + df(c0[j+2],p1[j+k-2]) + df(c0[j+3],p1[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t1+1) += df(c0[j],p1[j+k-3]) + df(c0[j+1],p1[j+k-2]) + df(c0[j+2],p1[j+k-1]) + df(c0[j+3],p1[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t1 += 2;
                *t2 += df(c0[j],p2[j+k-4]) + df(c0[j+1],p2[j+k-3]) + df(c0[j+2],p2[j+k-2]) + df(c0[j+3],p2[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t2+1) += df(c0[j],p2[j+k-3]) + df(c0[j+1],p2[j+k-2]) + df(c0[j+2],p2[j+k-1]) + df(c0[j+3],p2[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t2 += 2;
                *t3 += df(c0[j],p3[j+k-4]) + df(c0[j+1],p3[j+k-3]) + df(c0[j+2],p3[j+k-2]) + df(c0[j+3],p3[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t3+1) += df(c0[j],p3[j+k-3]) + df(c0[j+1],p3[j+k-2]) + df(c0[j+2],p3[j+k-1]) + df(c0[j+3],p3[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t3 += 2;
                *t4 += df(c0[j],p4[j+k-4]) + df(c0[j+1],p4[j+k-3]) + df(c0[j+2],p4[j+k-2]) + df(c0[j+3],p4[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t4+1) += df(c0[j],p4[j+k-3]) + df(c0[j+1],p4[j+k-2]) + df(c0[j+2],p4[j+k-1]) + df(c0[j+3],p4[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t4 += 2;
                *t5 += df(c0[j],p5[j+k-4]) + df(c0[j+1],p5[j+k-3]) + df(c0[j+2],p5[j+k-2]) + df(c0[j+3],p5[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t5+1) += df(c0[j],p5[j+k-3]) + df(c0[j+1],p5[j+k-2]) + df(c0[j+2],p5[j+k-1]) + df(c0[j+3],p5[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t5 += 2;
                *t6 += df(c0[j],p6[j+k-4]) + df(c0[j+1],p6[j+k-3]) + df(c0[j+2],p6[j+k-2]) + df(c0[j+3],p6[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t6+1) += df(c0[j],p6[j+k-3]) + df(c0[j+1],p6[j+k-2]) + df(c0[j+2],p6[j+k-1]) + df(c0[j+3],p6[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t6 += 2;
                *t7 += df(c0[j],p7[j+k-4]) + df(c0[j+1],p7[j+k-3]) + df(c0[j+2],p7[j+k-2]) + df(c0[j+3],p7[j+k-1]); /* p[-4],p[-3],p[-2],p[-1] -> p[-2],p[-1],p[0],p[1] */
                *(t7+1) += df(c0[j],p7[j+k-3]) + df(c0[j+1],p7[j+k-2]) + df(c0[j+2],p7[j+k-1]) + df(c0[j+3],p7[j+k]); /* p[-3],p[-2],p[-1],p[0] -> p[-1],p[0],p[1],p[2] */
                t7 += 2;
            }
        }
    }
}

```

```

U11 LOOP1, LOOPO;
U11 INIT1, INITO;
U11 AR[64][4];
U11 /* output of EX in each unit */
U11 BR[64][4][4];
U11 /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc1, cc2, cc3, ex0, ex1;
for (top=0; top<RRANGE; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (rofs=0; rofs<RMGRP; rofs++) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        U11 jw, kw;
        Uint *c0[NCHIP];
        UInt *p0[NCHIP], *p1[NCHIP], *p2[NCHIP], *p3[NCHIP], *p4[NCHIP], *p5[NCHIP], *p6[NCHIP], *p7[NCHIP];
        Ushort *t0[NCHIP], *t1[NCHIP], *t2[NCHIP], *t3[NCHIP], *t4[NCHIP], *t5[NCHIP], *t6[NCHIP], *t7[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) {
            int idx = CHIP*RRANGE+PAD+top+rofs;
            c0[CHIP] = c + idx;
            /*WD;
            p0[CHIP] = p+(idx-4)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            p1[CHIP] = p+(idx-3)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            p2[CHIP] = p+(idx-2)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            p3[CHIP] = p+(idx-1)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            p4[CHIP] = p+(idx+0)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            p5[CHIP] = p+(idx+1)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            p6[CHIP] = p+(idx+2)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            p7[CHIP] = p+(idx+3)*WD; /* jk: 0,2,4,6; 4,6,8,10; 8,10,12,14; 12,14,16,18; */
            t0[CHIP] = s->SAD1[idx/4][0]; /* SAD1[HT4/1][8][WD/4][8] ... [8][WD/4][8]=5120(2B) 0x1400 */
            t1[CHIP] = s->SAD1[idx/4][1];
            t2[CHIP] = s->SAD1[idx/4][2];
            t3[CHIP] = s->SAD1[idx/4][3];
            t4[CHIP] = s->SAD1[idx/4][4];
            t5[CHIP] = s->SAD1[idx/4][5];
            t6[CHIP] = s->SAD1[idx/4][6];
            t7[CHIP] = s->SAD1[idx/4][7];
        }
    }
//EMAX5A begin hokan1 mapdist7
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*1*/for ((INITO=1,LOOP0=WD,cofs=0-4; LOOP0--; INITO=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
/*@0,1*/ exe(OP_ADD, &cofs, INITO?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL); /* stage#0 */
/*int j = cofs/4 *//*4*4 *//*4*4*/
/*int k = cofs/4 *//*4*2 *//*4*2*/
/*@0,1,0*/ exe(OP_NOP, &jw, cofs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, ~15LL, OP_SLL, OLL);
/*@0,1,1*/ exe(OP_NOP, &kw, cofs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 12LL, OP_SLL, 1LL);
/*/*k*=4*/
/*@0,2,0*/ exe(OP_ADD, kr12, c0[CHIP], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,2,1*/ exe(OP_ADD3, kr13, p0[CHIP], EXP_H3210, jw, EXP_H3210, kw, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,3,0*/ m0p(OP_LDWR, 1, kr0, r12, OLL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,3,1*/ m0p(OP_LDWR, 1, kr1, r12, 4LL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,3,2*/ m0p(OP_LDWR, 1, kr2, r12, 8LL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,3,3*/ m0p(OP_LDWR, 1, kr3, r12, 12LL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,4,0*/ m0p(OP_LDWR, 1, kB8R[4][0][1], r13, -16LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,4,1*/ m0p(OP_LDWR, 1, kr25, r13, -12LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,4,2*/ m0p(OP_LDWR, 1, kr26, r13, -8LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,4,3*/ m0p(OP_LDWR, 1, kr27, r13, -4LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,4,3*/ m0p(OP_LDWR, 1, kr28, r13, OLL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@0,5,0*/ exe(OP_MSSAD, kr11, OLL, EXP_H3210, r0, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,5,1*/ exe(OP_MSSAD, kr13, OLL, EXP_H3210, r1, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,5,2*/ exe(OP_MSSAD, kr15, OLL, EXP_H3210, r2, EXP_H3210, r27, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,5,3*/ exe(OP_MSSAD, kr17, OLL, EXP_H3210, r3, EXP_H3210, r28, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,6,0*/ exe(OP_MSSAD, kr10, OLL, EXP_H3210, r0, EXP_H3210, BR[4][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,6,1*/ exe(OP_MSSAD, kr12, OLL, EXP_H3210, r1, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,6,2*/ exe(OP_MSSAD, kr14, OLL, EXP_H3210, r2, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@0,6,3*/ exe(OP_MSSAD, kr16, OLL, EXP_H3210, r3, EXP_H3210, r27, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@07,0*/ exe(OP_MAUV, kr20, r10, EXP_H3210, r12, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@07,1*/ exe(OP_MAUV, kr21, r11, EXP_H3210, r13, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@07,2*/ exe(OP_MAUV, kr24, r14, EXP_H3210, r16, EXP_H3210, r27, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@07,3*/ exe(OP_MAUV, kr25, r15, EXP_H3210, r17, EXP_H3210, r28, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@08,0*/ exe(OP_MAUV, kr10, r20, EXP_H3210, r24, EXP_H3210, OLL, EXP_H3210, OP_SUMHL, OLL, OP_NOP, OLL);
/*@08,1*/ exe(OP_MAUV, kr11, r21, EXP_H3210, r25, EXP_H3210, OLL, EXP_H3210, OP_SUMHH, OLL, OP_NOP, OLL);
/*@09,0*/ m0p(OP_LDWR, 1, kB8R[9][0][1], t0[CHIP], cofs, MSK_DO, (U11)t0[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@09,0*/ exe(OP_MAUV3, &KR[9][0], EXP_H3210, r10, EXP_H3210, r11, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@09,0*/ m0p(OP_STWR, 3, &KR[9][0], cofs, t0[CHIP], MSK_DO, (U11)t0[CHIP], WD, 0, 1, (U11)NULL, WD);
/*: k*=3*/
/*@051,2*/exe(OP_ADD, kr12, c0[CHIP], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@051,3*/exe(OP_ADD3, kr13, p7[CHIP], EXP_H3210, jw, EXP_H3210, kw, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@052,0*/m0p(OP_LDWR, 1, kr0, r12, OLL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@052,1*/m0p(OP_LDWR, 1, kr1, r12, 4LL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@052,2*/m0p(OP_LDWR, 1, kr2, r12, 8LL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@052,3*/m0p(OP_LDWR, 1, kr3, r12, 12LL, MSK_DO, (U11)c0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@053,0*/m0p(OP_LDWR, 1, kB8R[53][0][1], r13, -16LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@053,1*/m0p(OP_LDWR, 1, kr25, r13, -12LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@053,2*/m0p(OP_LDWR, 1, kr26, r13, -8LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@053,3*/m0p(OP_LDWR, 1, kr27, r13, -4LL, MSK_DO, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@054,0*/exe(OP_MSSAD, kr11, OLL, EXP_H3210, r0, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@054,1*/exe(OP_MSSAD, kr13, OLL, EXP_H3210, r1, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@054,2*/exe(OP_MSSAD, kr15, OLL, EXP_H3210, r2, EXP_H3210, r27, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@054,3*/exe(OP_MSSAD, kr17, r13, EXP_H3210, r3, EXP_H3210, r28, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@055,0*/exe(OP_MSSAD, kr10, OLL, EXP_H3210, r0, EXP_H3210, BR[53][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@055,1*/exe(OP_MSSAD, kr12, OLL, EXP_H3210, r1, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@055,2*/exe(OP_MSSAD, kr14, OLL, EXP_H3210, r2, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@055,3*/exe(OP_MSSAD, kr16, OLL, EXP_H3210, r3, EXP_H3210, r27, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@056,0*/exe(OP_MAUV, kr20, r10, EXP_H3210, r12, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@056,1*/exe(OP_MAUV, kr21, r11, EXP_H3210, r13, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@056,2*/exe(OP_MAUV, kr24, r14, EXP_H3210, r16, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@056,3*/exe(OP_MAUV, kr25, r15, EXP_H3210, r17, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@057,0*/m0p(OP_LDWR, 1, kB8R[58][0][1], t7[CHIP], cofs, MSK_DO, (U11)t7[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@058,0*/exe(OP_MAUV3, &KR[58][0], EXP_H3210, r10, EXP_H3210, r11, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@058,0*/m0p(OP_STWR, 3, &KR[58][0], cofs, t7[CHIP], MSK_DO, (U11)t7[CHIP], WD, 0, 1, (U11)NULL, WD);
}
}
//EMAX5A end
}
}
//EMAX5A drain_dirty_lmm

```

filter+rmm-hokan1-emax6.obj

BR/row: max=16 min=1 ave=9 EA/row: max=5 min=0 ave=1 ARpass/row: max=0




Figure.3.25: Hokan1

3.3.3 Hokan2 with stencil

This is the second stage of frame interpolation. It finds the smallest SAD value from 4x4 SAD values and find the corresponding xy relative coordinates. The coordinates of 12 rows are calculated by one burst operation (RMGRP = 12). This is not stencil calculation, therefore Mapdist = 0.

```
void hokan2(struct SAD1 *s, Uint *minxy) /* [WD/4][8] */
{
    #if !defined(EMAX5) && !defined(EMAX6)
        for (top=PAD; top<HT-PAD; top+=4) { /* scan-lines */
            Uint *xy = minxy+top*WD;
            for (pofs=4; pofs<4; pofs++) {
                Ushort *t = s->SAD1[top/4][pofs+4];
                int idx = ((pofs/2)&0xff)<<16;
                for (cofs=0; cofs<WD; cofs++) { /* j%4==0 の時のみ minxy[j] に有効値. 他はゴミ */
                    int 11 = ((-2)<<24)|idx*(t );
                    if ((xy[cofs]&HM) > *(t )) xy[cofs] = 11;
                    int 12 = ((-1)<<24)|idx*(t+1);
                    if ((xy[cofs]&HM) > *(t+1)) xy[cofs] = 12;
                    int 13 = ((-1)<<24)|idx*(t+2);
                    if ((xy[cofs]&HM) > *(t+2)) xy[cofs] = 13;
                    int 14 = (( 0)<<24)|idx*(t+3);
                    if ((xy[cofs]&HM) > *(t+3)) xy[cofs] = 14;
                    int 15 = (( 0)<<24)|idx*(t+4);
                    if ((xy[cofs]&HM) > *(t+4)) xy[cofs] = 15;
                    int 16 = (( 1)<<24)|idx*(t+5);
                    if ((xy[cofs]&HM) > *(t+5)) xy[cofs] = 16;
                    int 17 = (( 1)<<24)|idx*(t+6);
                    if ((xy[cofs]&HM) > *(t+6)) xy[cofs] = 17;
                    int 18 = (( 1)<<24)|idx*(t+7);
                    if ((xy[cofs]&HM) > *(t+7)) xy[cofs] = 18;
                    t += 2;
                }
            }
        }
    #endif
}
```

```
Uint ix0 = ((-4/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
Uint ix1 = ((-3/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
Uint ix2 = ((-2/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
Uint ix3 = ((-1/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
Uint ix4 = (( 0/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
Uint ix5 = ((+1/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
Uint ix6 = ((+2/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
Uint ix7 = ((+3/2)&0xff)<<16; /* -2,-1,-1,0,0,0,1,1 */
for (top=0; top<RRANGE; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (rofs=0; rofs<RMGRP; rofs+=4) { /* will be parallelized by multi-chip (M/#chip) */
        for (CHIP=0; CHIP<NCHIP; CHIP+=4) { /* will be parallelized by multi-chip (M/#chip) */
            Ushort *t0 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][0];
            Ushort *t1 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][1];
            Ushort *t2 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][2];
            Ushort *t3 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][3];
            Ushort *t4 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][4];
            Ushort *t5 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][5];
            Ushort *t6 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][6];
            Ushort *t7 = s->SAD1[[CHIP*RRANGE+top+rofs]/4][7];
            Uint *xy = minxy+(CHIP*RRANGE+top+rofs)*WD;
            for (cofs=0; cofs<WD; cofs++) { /* j%4==0 の時のみ minxy[j] に有効値. 他はゴミ */
                int 11, 12, 13, 14, 15, 16, 17, 18;
                11=(((-2)<<24)|ix0|*(t0 )); if((xy[cofs]&HM)**(t0 )) xy[cofs]=11;
                12=(((-1)<<24)|ix0|*(t0+1));
                if((xy[cofs]&HM)**(t0+1)) xy[cofs]=12;
                13=(((-1)<<24)|ix0|*(t0+2));
                if((xy[cofs]&HM)**(t0+2)) xy[cofs]=13;
                14= ix0|*(t0+3); if((xy[cofs]&HM)**(t0+3)) xy[cofs]=14;
                15= ix0|*(t0+4); if((xy[cofs]&HM)**(t0+4)) xy[cofs]=15;
                16= ix0|*(t0+5); if((xy[cofs]&HM)**(t0+5)) xy[cofs]=16;
                17=(( 1)<<24)|ix0|*(t0+6); if((xy[cofs]&HM)**(t0+6)) xy[cofs]=17;
                18=(( 1)<<24)|ix0|*(t0+7); if((xy[cofs]&HM)**(t0+7)) xy[cofs]=18;
                t0 += 2;
                11=(((-2)<<24)|ix1|*(t1 )); if((xy[cofs]&HM)**(t1 )) xy[cofs]=11;
                12=(((-1)<<24)|ix1|*(t1+1));
                if((xy[cofs]&HM)**(t1+1)) xy[cofs]=12;
                13=(((-1)<<24)|ix1|*(t1+2));
                if((xy[cofs]&HM)**(t1+2)) xy[cofs]=13;
                14= ix1|*(t1+3); if((xy[cofs]&HM)**(t1+3)) xy[cofs]=14;
                15= ix1|*(t1+4); if((xy[cofs]&HM)**(t1+4)) xy[cofs]=15;
                16= ix1|*(t1+5); if((xy[cofs]&HM)**(t1+5)) xy[cofs]=16;
                17=(( 1)<<24)|ix1|*(t1+6); if((xy[cofs]&HM)**(t1+6)) xy[cofs]=17;
                18=(( 1)<<24)|ix1|*(t1+7); if((xy[cofs]&HM)**(t1+7)) xy[cofs]=18;
                :
                t5 += 2;
                11=(((-2)<<24)|ix6|*(t6 )); if((xy[cofs]&HM)**(t6 )) xy[cofs]=11;
                12=(((-1)<<24)|ix6|*(t6+1));
                if((xy[cofs]&HM)**(t6+1)) xy[cofs]=12;
                13=(((-1)<<24)|ix6|*(t6+2));
                if((xy[cofs]&HM)**(t6+2)) xy[cofs]=13;
                14= ix6|*(t6+3); if((xy[cofs]&HM)**(t6+3)) xy[cofs]=14;
                15= ix6|*(t6+4); if((xy[cofs]&HM)**(t6+4)) xy[cofs]=15;
                16= ix6|*(t6+5); if((xy[cofs]&HM)**(t6+5)) xy[cofs]=16;
                17=(( 1)<<24)|ix6|*(t6+6); if((xy[cofs]&HM)**(t6+6)) xy[cofs]=17;
                18=(( 1)<<24)|ix6|*(t6+7); if((xy[cofs]&HM)**(t6+7)) xy[cofs]=18;
                t6 += 2;
                11=(((-2)<<24)|ix7|*(t7 )); if((xy[cofs]&HM)**(t7 )) xy[cofs]=11;
                12=(((-1)<<24)|ix7|*(t7+1));
                if((xy[cofs]&HM)**(t7+1)) xy[cofs]=12;
                13=(((-1)<<24)|ix7|*(t7+2));
                if((xy[cofs]&HM)**(t7+2)) xy[cofs]=13;
                14= ix7|*(t7+3); if((xy[cofs]&HM)**(t7+3)) xy[cofs]=14;
                15= ix7|*(t7+4); if((xy[cofs]&HM)**(t7+4)) xy[cofs]=15;
                16= ix7|*(t7+5); if((xy[cofs]&HM)**(t7+5)) xy[cofs]=16;
                17=(( 1)<<24)|ix7|*(t7+6); if((xy[cofs]&HM)**(t7+6)) xy[cofs]=17;
                18=(( 1)<<24)|ix7|*(t7+7); if((xy[cofs]&HM)**(t7+7)) xy[cofs]=18;
                t7 += 2;
            }
        }
    }
}
```

```

U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
U11 ix0 = ((-4/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
U11 ix1 = ((-3/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
U11 ix2 = ((-2/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
U11 ix3 = ((-1/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
U11 ix4 = (( 0/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
U11 ix5 = ((+1/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
U11 ix6 = ((+2/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
U11 ix7 = ((+3/2)&0xffff)<<16; /* -2,-1,-1,0,0,0,1,1 */
for (top0=0; top<RRANGE; top+=RMRGP) { /* will be parallelized by multi-chip (M/#chip) */
    for (rofs=0; rofs<RMGRP; rofs+=4) { /* will be parallelized by multi-chip (M/#chip) */
        Uint *xy[NCHIP];
        Uint *t00[NCHIP], *t10[NCHIP], *t20[NCHIP], *t30[NCHIP], *t40[NCHIP], *t50[NCHIP], *t60[NCHIP], *t70[NCHIP];
        Uint *t01[NCHIP], *t11[NCHIP], *t21[NCHIP], *t31[NCHIP], *t41[NCHIP], *t51[NCHIP], *t61[NCHIP], *t71[NCHIP];
        Uint *t02[NCHIP], *t12[NCHIP], *t22[NCHIP], *t32[NCHIP], *t42[NCHIP], *t52[NCHIP], *t62[NCHIP], *t72[NCHIP];
        Uint *t03[NCHIP], *t13[NCHIP], *t23[NCHIP], *t33[NCHIP], *t43[NCHIP], *t53[NCHIP], *t63[NCHIP], *t73[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*RRANGE+PAD+top+rofs;
            t00[CHIP] = s->SAD1[idx/4][0]; t01[CHIP] = t00[CHIP]+1; t02[CHIP] = t00[CHIP]+2; t03[CHIP] = t00[CHIP]+3;
            t10[CHIP] = s->SAD1[idx/4][1]; t11[CHIP] = t10[CHIP]+1; t12[CHIP] = t10[CHIP]+2; t13[CHIP] = t10[CHIP]+3;
            t20[CHIP] = s->SAD1[idx/4][2]; t21[CHIP] = t20[CHIP]+1; t22[CHIP] = t20[CHIP]+2; t23[CHIP] = t20[CHIP]+3;
            t30[CHIP] = s->SAD1[idx/4][3]; t31[CHIP] = t30[CHIP]+1; t32[CHIP] = t30[CHIP]+2; t33[CHIP] = t30[CHIP]+3;
            t40[CHIP] = s->SAD1[idx/4][4]; t41[CHIP] = t40[CHIP]+1; t42[CHIP] = t40[CHIP]+2; t43[CHIP] = t40[CHIP]+3;
            t50[CHIP] = s->SAD1[idx/4][5]; t51[CHIP] = t50[CHIP]+1; t52[CHIP] = t50[CHIP]+2; t53[CHIP] = t50[CHIP]+3;
            t60[CHIP] = s->SAD1[idx/4][6]; t61[CHIP] = t60[CHIP]+1; t62[CHIP] = t60[CHIP]+2; t63[CHIP] = t60[CHIP]+3;
            t70[CHIP] = s->SAD1[idx/4][7]; t71[CHIP] = t70[CHIP]+1; t72[CHIP] = t70[CHIP]+2; t73[CHIP] = t70[CHIP]+3;
            xy[CHIP] = minxy+idx*WD;
        }
    }
//EMAX5A begin hokan2 mapdist=0
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    /*1*/for (INIT0=1,LOOP0=WD,cofs=0-4; LOOP0=0; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
        /*@0,1*/ exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL);
        /*@k=4*/
        /*@01,0*/ mop(OP_LDWR, 1, &r10, t00[CHIP], cofs, MSK_D0, t00[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@01,0*/ exe(OP_NOP, &r28, (-2LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix0, OP_NOP, OLL);
        /*@01,0*/ mop(OP_LDWR, 1, &r12, t01[CHIP], cofs, MSK_D0, t01[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@01,1*/ exe(OP_LDWR, 1, &r29, t02[CHIP], cofs, MSK_D0, t02[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@01,1*/ mop(OP_LDWR, 1, &r14, t03[CHIP], cofs, MSK_D0, t03[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@01,2*/ exe(OP_NOP, &r31, (-1LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix0, OP_NOP, OLL);
        /*@01,2*/ mop(OP_LDWR, 1, &r16, t04[CHIP], cofs, MSK_D0, t04[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@01,2*/ exe(OP_MINL3, &r16, t05[CHIP], cofs, MSK_D0, t05[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@02,0*/ exe(OP_MINL3, &r16, t06[CHIP], cofs, MSK_D0, t06[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@02,1*/ exe(OP_MINL3, &r12, t07[CHIP], cofs, MSK_D0, t07[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@02,2*/ exe(OP_MINL3, &r14, t08[CHIP], cofs, MSK_D0, t08[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@02,3*/ exe(OP_MINL3, &r16, t09[CHIP], cofs, MSK_D0, t09[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@03,0*/ exe(OP_MINL, &r20, t10[CHIP], cofs, MSK_D0, t10[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@03,1*/ exe(OP_MINL, &r24, t11[CHIP], cofs, MSK_D0, t11[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,0*/ exe(OP_MINL, &r20, t12[CHIP], cofs, MSK_D0, t12[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,1*/ exe(OP_MINL, &r24, t13[CHIP], cofs, MSK_D0, t13[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,2*/ exe(OP_MINL, &r31, t14[CHIP], cofs, MSK_D0, t14[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,3*/ exe(OP_MINL, &r31, t15[CHIP], cofs, MSK_D0, t15[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,0*/ exe(OP_MINL3, &r16, t16[CHIP], cofs, MSK_D0, t16[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,1*/ exe(OP_MINL3, &r12, t17[CHIP], cofs, MSK_D0, t17[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,2*/ exe(OP_MINL3, &r14, t18[CHIP], cofs, MSK_D0, t18[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,3*/ exe(OP_MINL3, &r16, t19[CHIP], cofs, MSK_D0, t19[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@06,0*/ exe(OP_MINL, &r20, t20[CHIP], cofs, MSK_D0, t20[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@06,1*/ exe(OP_MINL, &r24, t21[CHIP], cofs, MSK_D0, t21[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@07,0*/ exe(OP_MINL, &r24, t22[CHIP], cofs, MSK_D0, t22[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@08,0*/ exe(OP_MINL, &r20, t23[CHIP], cofs, MSK_D0, t23[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@k=2*/
        /*@024,0*/ mop(OP_LDWR, 1, &r10, t10[CHIP], cofs, MSK_D0, t10[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,1*/ exe(OP_NOP, &r28, (-2LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix1, OP_NOP, OLL);
        /*@04,1*/ mop(OP_LDWR, 1, &r12, t11[CHIP], cofs, MSK_D0, t11[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,2*/ exe(OP_NOP, &r29, t12[CHIP], cofs, MSK_D0, t12[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,2*/ mop(OP_LDWR, 1, &r14, t13[CHIP], cofs, MSK_D0, t13[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@04,3*/ mop(OP_LDWR, 1, &r16, t14[CHIP], cofs, MSK_D0, t14[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,0*/ exe(OP_MINL3, &r10, t15[CHIP], cofs, MSK_D0, t15[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,1*/ exe(OP_MINL3, &r12, t16[CHIP], cofs, MSK_D0, t16[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,2*/ exe(OP_MINL3, &r14, t17[CHIP], cofs, MSK_D0, t17[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@05,3*/ exe(OP_MINL3, &r16, t18[CHIP], cofs, MSK_D0, t18[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@06,0*/ exe(OP_MINL, &r20, t19[CHIP], cofs, MSK_D0, t19[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@06,1*/ exe(OP_MINL, &r24, t20[CHIP], cofs, MSK_D0, t20[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@07,0*/ exe(OP_MINL, &r24, t21[CHIP], cofs, MSK_D0, t21[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@08,0*/ exe(OP_MINL, &r20, t22[CHIP], cofs, MSK_D0, t22[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@k=3*/
        /*@028,0*/ mop(OP_LDWR, 1, &r10, t20[CHIP], cofs, MSK_D0, t20[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,1*/ exe(OP_NOP, &r28, (-2LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix6, OP_NOP, OLL);
        /*@028,1*/ mop(OP_LDWR, 1, &r12, t21[CHIP], cofs, MSK_D0, t21[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,2*/ exe(OP_NOP, &r29, t22[CHIP], cofs, MSK_D0, t22[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,2*/ mop(OP_LDWR, 1, &r14, t23[CHIP], cofs, MSK_D0, t23[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,3*/ exe(OP_NOP, &r31, t24[CHIP], cofs, MSK_D0, t24[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,4*/ mop(OP_MINL3, &r10, t25[CHIP], cofs, MSK_D0, t25[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@025,1*/ exe(OP_MINL3, &r12, t26[CHIP], cofs, MSK_D0, t26[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@025,2*/ exe(OP_MINL3, &r14, t27[CHIP], cofs, MSK_D0, t27[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@025,3*/ exe(OP_MINL3, &r16, t28[CHIP], cofs, MSK_D0, t28[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@026,0*/ exe(OP_MINL, &r20, t29[CHIP], cofs, MSK_D0, t29[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@026,1*/ exe(OP_MINL, &r24, t30[CHIP], cofs, MSK_D0, t30[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@027,0*/ exe(OP_MINL, &r24, t31[CHIP], cofs, MSK_D0, t31[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,0*/ exe(OP_MINL, &r20, t32[CHIP], cofs, MSK_D0, t32[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@k=2*/
        /*@028,0*/ mop(OP_LDWR, 1, &r10, t30[CHIP], cofs, MSK_D0, t30[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,1*/ exe(OP_NOP, &r28, (-2LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix7, OP_NOP, OLL);
        /*@028,1*/ mop(OP_LDWR, 1, &r12, t31[CHIP], cofs, MSK_D0, t31[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,2*/ exe(OP_NOP, &r29, t32[CHIP], cofs, MSK_D0, t32[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,2*/ mop(OP_LDWR, 1, &r14, t33[CHIP], cofs, MSK_D0, t33[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,3*/ exe(OP_NOP, &r31, t34[CHIP], cofs, MSK_D0, t34[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@028,4*/ mop(OP_MINL3, &r10, t35[CHIP], cofs, MSK_D0, t35[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@029,1*/ exe(OP_MINL3, &r12, t36[CHIP], cofs, MSK_D0, t36[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@029,2*/ exe(OP_MINL3, &r14, t37[CHIP], cofs, MSK_D0, t37[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@029,3*/ exe(OP_MINL3, &r16, t38[CHIP], cofs, MSK_D0, t38[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@030,0*/ exe(OP_MINL, &r20, t39[CHIP], cofs, MSK_D0, t39[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@030,1*/ exe(OP_MINL, &r24, t40[CHIP], cofs, MSK_D0, t40[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@031,0*/ exe(OP_MINL, &r24, t41[CHIP], cofs, MSK_D0, t41[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@032,0*/ exe(OP_MINL, &r20, t42[CHIP], cofs, MSK_D0, t42[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@033,0*/ mop(OP_LDWR, 1, &AR[33][0][1], xy[CHIP], cofs, MSK_D0, xy[CHIP], WD, 0, 1, (U11)NULL, WD);
        /*@033,0*/ exe(OP_MINL, &AR[33][0][1], r0, EXP_H3210, BR[33][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@033,0*/ mop(OP_STWR, 3, &AR[33][0], cofs, xy[CHIP], MSK_D0, xy[CHIP], WD, 0, 1, (U11)NULL, WD);
    }
}
//EMAX5A end
}
}
//EMAX5A drain_dirty_lmm

```

filter+rmm-hokan2-emax6.obj

BR/row: max=10 min=2 ave=6 EA/row: max=4 min=0 ave=1 ARpass/row: max=0




Figure.3.26: Hokan2

3.3.4 Hokan3 with stencil

This is the third stage of frame interpolation. It pastes the reference image based on the xy relative coordinates in the direction of high similarity. The pasting process for 12 rows is performed by one burst operation (RMGRP = 12). Mapdist = 0 because it is not a stencil calculation.

```

void hokan3(Uint *minxy, Uint *r, Uint *d)
#if !defined(EMAX5) && !defined(EMAX6)
for (top=PAD; top<HT-PAD; top++) /* scan-lines */
    Uint *xy = minxy+(top/4*4)*WD;
    Uint *dp = d+top*WD;
    for (pofs=2; pofs<2; pofs++) {
        Uint *rp = r+(top*pofs)*WD;
        for (cofs=0; cofs<WD; cofs++) {
            int x = (int) xy[cofs/4*4]>>24;
            int y = (int)(xy[cofs/4*4]<<8)>>24;
            if (y == pofs) dp[cofs] = rp[cofs+x];
        }
    }
#endif

```

```

for (top=0; top<RRANGE; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*RRANGE+top+rofs;
            Uint *xy = minxy+(idx/4*4)*WD;
            Uint *dp = d+idx*WD;
            Uint *rp0 = r+(idx-2)*WD;
            Uint *rp1 = r+(idx-1)*WD;
            Uint *rp2 = r+(idx+0)*WD;
            Uint *rp3 = r+(idx+1)*WD;
            for (cofs=0; cofs<WD; cofs++) {
                int x = (int) xy[cofs/4*4]>>24;
                int y = (int)(xy[cofs/4*4]<<8)>>24;
                dp[cofs] = (y == -2)?rp0[cofs+x]:
                    (y == -1)?rp1[cofs+x]:
                    (y == 0)?rp2[cofs+x]:
                    (y == 1)?rp3[cofs+x]:0;
            }
        }
    }
}

```

```

U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64] [4], /* output of EX in each unit */
U11 BR[64] [4][4], /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc1, cc2, cc3, ex0, ex1;
for (top=0; top<RRANGE; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        U11 jw;
        Uint *xy[NCHIP], *dp[NCHIP], *rp0[NCHIP], *rp1[NCHIP], *rp2[NCHIP], *rp3[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*RRANGE+top+rofs;
            xy[CHIP] = minxy+(idx/4*4)*WD;
            dp[CHIP] = d+idx*WD;
            rp0[CHIP] = r+(idx-2)*WD;
            rp1[CHIP] = r+(idx-1)*WD;
            rp2[CHIP] = r+(idx+0)*WD;
            rp3[CHIP] = r+(idx+1)*WD;
        }
    }
}

//EMAX5A begin hokan3 mapdist=0
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    /*1*/for (INIT0=1,LOOP0=WD,cofs=0-; INIT0=0) { /* stage#0 */ mapped to FOR() on BR[63][0][0] */
    /*@0,1*/ exo(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffff, OP_NOP, OLL);
    /*@1,0*/ exo(OP_NOP, &jw, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, EXP_H3210, 15LL, OP_SLL, OLL);

    /*@2,0*/ mop(OP_LDWR, 1, &r10, xy[CHIP], jw, MSK_D0, xy[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@3,*/ exo(OP_NOP, &r2, r10, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xff000000OLL, OP_SRRA, 22LL); /*x*/
    /*@3,1*/ exo(OP_NOP, &r3, r10, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0ff0000OLL, OP_SRAB, 16LL); /*y*/
    /*@4,0*/ exo(OP_ADD, &r4, r2, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

    /*@5,0*/ mop(OP_LDWR, 1, &r10, rp0[CHIP], r4, MSK_D0, rp0[CHIP], WD, 0, 0, (U11)NULL, WD); /*rp0[cofs+x]*/
    /*@5,0*/ exo(OP_CMP_EQ, &r5, r3, EXP_H3210, -2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /*y== -2?*/
    /*@5,1*/ exo(OP_CMov, &r0, r5, EXP_H3210, r10, EXP_H3210, r0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

    /*@6,0*/ mop(OP_LDWR, 1, &r10, rp1[CHIP], r4, MSK_D0, rp1[CHIP], WD, 0, 0, (U11)NULL, WD); /*rp1[cofs+x]*/
    /*@6,1*/ exo(OP_CMP_EQ, &r5, r3, EXP_H3210, -1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /*y== -1?*/
    /*@7,0*/ exo(OP_CMov, &r0, r5, EXP_H3210, r10, EXP_H3210, r0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

    /*@7,0*/ mop(OP_LDWR, 1, &r10, rp2[CHIP], r4, MSK_D0, rp2[CHIP], WD, 0, 0, (U11)NULL, WD); /*rp2[cofs+x]*/
    /*@7,1*/ exo(OP_CMP_EQ, &r5, r3, EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /*y== 0?*/
    /*@8,0*/ exo(OP_CMov, &r0, r5, EXP_H3210, r10, EXP_H3210, r0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

    /*@8,0*/ mop(OP_LDWR, 1, &r10, rp3[CHIP], r4, MSK_D0, rp3[CHIP], WD, 0, 0, (U11)NULL, WD); /*rp3[cofs+x]*/
    /*@8,1*/ exo(OP_CMP_EQ, &r5, r3, EXP_H3210, 1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /*y== 1?*/
    /*@9,0*/ exo(OP_CMov, &r0, r5, EXP_H3210, r10, EXP_H3210, r0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@9,0*/ mop(OP_STWR, 3, &r0, dp[CHIP], cofs, MSK_D0, dp[CHIP], WD, 0, 1, (U11)NULL, WD);

}
//EMAX5A end
}
}
//EMAX5A drain_dirty_lmm

```

filter+rmm-hokan3-emax6.obj

BR/row: max=7 min=1 ave=3 EA/row: max=1 min=0 ave=0 ARpass/row: max=0




Figure.3.27: Hokan3

3.3.5 Expand4k with stencil



Figure 3.28: Expand4k

This is a Super-resolution processing. It generates a high-resolution image by interpolating a low-resolution image. It performs interpolation processing for 12 rows by one burst operation (RMGRP = 12). Because the moving distance of the input image is not constant, it is not a stencil calculation, therefore mapdist = 0.

```

void expand4k(Uint *p, struct X *r)
#if !defined(EMAX5) && !defined(EMAX6)
for (top=0; top<RRANGE; top+=RMGRP) { /* scan-lines */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*RRANGE+top+rofs;
            int k = idx*HT/768;
            int kfraq = (((idx*HT)<<4)/768)&15; /* 4bit */
            int kad = 16-ad(kfraq,8);
            int sk1 = ss(kfraq,8);
            int sk2 = ss(8,kfraq);
            Uint *pp = p+k*WD;
            Uint *rp = r->X[idx];
            for (cofs=0; cofs<1024; cofs++) { /* 本当は 4095 まで */
                int p1 = cofs*WD/1024;
                int lfrac = (((cofs*WD)<<4)/1024)&15; /* 4bit */
                int lad = 16-ad(lfrac,8);
                int s11 = ss(lfrac,8);
                int s12 = ss(8,lfrac);
                int r1 = kad*lad; /* 4bit*4bit */
                int r3 = kad*s11; /* 4bit*4bit */
                int r2 = kad*s12; /* 4bit*4bit */
                int r5 = sk1*lad; /* 4bit*4bit */
                int r9 = sk1*s11; /* 4bit*4bit */
                int r8 = sk1*s12; /* 4bit*4bit */
                int r4 = sk2*lad; /* 4bit*4bit */
                int r7 = sk2*s11; /* 4bit*4bit */
                int r6 = sk2*s12; /* 4bit*4bit */
                *rp = (unsigned int)((pp[p1]>>24&0xff)*r1
                    + (pp[p1-1]>>24&0xff)*r2 + (pp[p1+1]>>24&0xff)*r3 + (pp[p1-WD]>>24&0xff)*r4 + (pp[p1+WD]>>24&0xff)*r5
                    + (pp[p1-WD-1]>>24&0xff)*r6 + (pp[p1-WD+1]>>24&0xff)*r7 + (pp[p1+WD-1]>>24&0xff)*r8 + (pp[p1+WD+1]>>24&0xff)*r9)/256<<24
                | (unsigned int)((pp[p1]>>16&0xff)*r1
                    + (pp[p1-1]>>16&0xff)*r2 + (pp[p1+1]>>16&0xff)*r3 + (pp[p1-WD]>>16&0xff)*r4 + (pp[p1+WD]>>16&0xff)*r5
                    + (pp[p1-WD-1]>>16&0xff)*r6 + (pp[p1-WD+1]>>16&0xff)*r7 + (pp[p1+WD-1]>>16&0xff)*r8 + (pp[p1+WD+1]>>16&0xff)*r9)/256<<16
                | (unsigned int)((pp[p1]>>8&0xff)*r1
                    + (pp[p1-1]>>8&0xff)*r2 + (pp[p1+1]>>8&0xff)*r3 + (pp[p1-WD]>>8&0xff)*r4 + (pp[p1+WD]>>8&0xff)*r5
                    + (pp[p1-WD-1]>>8&0xff)*r6 + (pp[p1-WD+1]>>8&0xff)*r7 + (pp[p1+WD-1]>>8&0xff)*r8 + (pp[p1+WD+1]>>8&0xff)*r9)/256<<8;
                rp++;
            }
        }
    }
}
#endif

```

```

for (top=0; top<RMGRP; top+=RMGRP) { /* scan-lines */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*NRANGE+top+rofs;
            int k = idx*HT/768;
            int kfraq = (((idx*HT)<<4)/768)&15; /* 4bit */
            int kad = 16-ad(kfraq,8);
            int sk1 = ss(kfraq,8);
            int sk2 = ss(8,kfraq);
            Uint *pp = p+k*WD;
            Uint *rp = r->X[idx];
            for (cofs=0; cofs<1024; cofs++) { /* 本当は 4095 まで */
                int p1 = cofs*WD/1024;
                int lfrac = (((cofs*WD)<<4)/1024)&15; /* 4bit */
                int lad = 16-ad(lfrac,8);
                int s11 = ss(lfrac,8);
                int s12 = ss(8,lfrac);
                int r1 = kad*lad; /* 4bit*4bit */
                int r3 = kad*s11; /* 4bit*4bit */
                int r2 = kad*s12; /* 4bit*4bit */
                int r5 = sk1*lad; /* 4bit*4bit */
                int r9 = sk1*s11; /* 4bit*4bit */
                int r8 = sk1*s12; /* 4bit*4bit */
                int r4 = sk2*lad; /* 4bit*4bit */
                int r7 = sk2*s11; /* 4bit*4bit */
                int r6 = sk2*s12; /* 4bit*4bit */
                Uint ph, pl, x;
                ph = madd(mmml(b2h(pp[p1      ], 1), r1), mmul(b2h(pp[p1-1], 1), r2));
                ph = madd(mmml(b2h(pp[p1      +1], 1), r3), ph);
                ph = madd(mmml(b2h(pp[p1-1], 1), r4), ph);
                ph = madd(mmml(b2h(pp[p1+WD ], 1), r5), ph);
                ph = madd(mmml(b2h(pp[p1-WD-1], 1), r6), ph);
                ph = madd(mmml(b2h(pp[p1-WD+1], 1), r7), ph);
                ph = madd(mmml(b2h(pp[p1+WD-1], 1), r8), ph);
                ph = madd(mmml(b2h(pp[p1+WD+1], 1), r9), ph);
                pl = madd(mmml(b2h(pp[p1      ], 0), r1), mmul(b2h(pp[p1-1], 0), r2));
                pl = madd(mmml(b2h(pp[p1      +1], 0), r3), pl);
                pl = madd(mmml(b2h(pp[p1-1], 0), r4), pl);
                pl = madd(mmml(b2h(pp[p1+WD ], 0), r5), pl);
                pl = madd(mmml(b2h(pp[p1-WD-1], 0), r6), pl);
                pl = madd(mmml(b2h(pp[p1-WD+1], 0), r7), pl);
                pl = madd(mmml(b2h(pp[p1+WD-1], 0), r8), pl);
                pl = madd(mmml(b2h(pp[p1+WD+1], 0), r9), pl);
                *rp = h2b(msrl(ph, 8), 1) | h2b(msrl(pl, 8), 0);
                rp++;
            }
        }
    }
}

```

```

U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
for (top=0; top<RRANGE; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        S11 kad[NCHIP], sk1[NCHIP], sk2[NCHIP];
        Uint *pp[NCHIP], *p0[NCHIP], *p1[NCHIP], *p2[NCHIP], *rp[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*RRANGE+top+rofs;
            int k = idx>HT?768;
            int kfraq = (((idx>HT)<(4*768))&15; /* 4bit */
            kfraq = 16-ad(kfraq,8);
            sk1[CHIP] = ss(kfraq,8);
            sk2[CHIP] = ss(8,kfraq);
            pp[CHIP] = prk+WD;
            p0[CHIP] = pp[CHIP]-WD;
            p1[CHIP] = pp[CHIP];
            p2[CHIP] = pp[CHIP]+WD;
            rp[CHIP] = r->x[idx];
        }
    }
}

//EMAX5A begin expand4k mapdist=0
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    /*1*/for ((INIT0=1,LOOP0=1024,cofs=0-WD); LOOP0>0; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        /*@0,1*/ exe(OP_ADD, &cofs, cofsl, EXP_H3210, WD, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffffll, OP_NOP, OLL);
        /*@1,0*/ exe(OP_NOP, &r0, cofsl, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 1023ll, OP_SRL, 8LL);
        /*@1,1*/ exe(OP_NOP, &r4, cofsl, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x3c0ll, OP_SRL, 6LL);
        /*@2,0*/ exe(OP_ADD, &r0, pp[CHIP], EXP_H3210, r0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@2,1*/ exe(OP_MSUH, &r1, r4, EXP_H3210, 8LL, EXP_H3210, r4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@2,2*/ exe(OP_MSUH, &r2, 8LL, EXP_H3210, r4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@2,3*/ exe(OP_MSSAD, &r3, OLL, EXP_H3210, r4, EXP_H3210, 8LL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@3,0*/ exe(OP_MSUH, &r3, 16LL, EXP_H3210, r3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

        /*@0,1*/ exe(OP_MLUH, &r21, sk2[CHIP], EXP_H3210, r1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,1*/ mop(OP_LDWR, 1, &r10, r0, -1276, MSK_D0, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@0,2*/ exe(OP_MLUH, &r22, sk2[CHIP], EXP_H3210, r2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,2*/ mop(OP_LDWR, 1, &r11, r0, -1284, MSK_D0, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@0,3*/ exe(OP_MLUH, &r23, sk2[CHIP], EXP_H3210, r3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,3*/ mop(OP_LDWR, 1, &r12, r0, -1280, MSK_D0, (U11)p0[CHIP], WD, 0, 0, (U11)NULL, WD);

        /*@0,5,1*/ exe(OP_MLUH, &r13, r10, EXP_B5410, r21, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,5,2*/ exe(OP_MLUH, &r14, r11, EXP_B5410, r22, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,5,3*/ exe(OP_MLUH, &r15, r12, EXP_B5410, r23, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

        /*@0,6,0*/ exe(OP_MAUH3, &r16, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,6,1*/ exe(OP_MLUH, &r13, r10, EXP_B7632, r21, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,6,2*/ exe(OP_MLUH, &r14, r11, EXP_B7632, r22, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,6,3*/ exe(OP_MLUH, &r15, r12, EXP_B7632, r23, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

        /*@0,7,0*/ exe(OP_MAUH3, &r17, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,7,1*/ exe(OP_MLUH, &r21, kad[CHIP], EXP_H3210, r1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,7,1*/ mop(OP_LDWR, 1, &r10, r0, 4, MSK_D0, (U11)p1[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@0,7,2*/ exe(OP_MLUH, &r22, kad[CHIP], EXP_H3210, r2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,7,2*/ mop(OP_LDWR, 1, &r11, r0, -4, MSK_D0, (U11)p1[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@0,7,3*/ exe(OP_MLUH, &r23, kad[CHIP], EXP_H3210, r3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,7,3*/ mop(OP_LDWR, 1, &r12, r0, 0, MSK_D0, (U11)p1[CHIP], WD, 0, 0, (U11)NULL, WD);

        /*@0,8,1*/ exe(OP_MLUH, &r13, r10, EXP_B5410, r21, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,8,2*/ exe(OP_MLUH, &r14, r11, EXP_B5410, r22, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,8,3*/ exe(OP_MLUH, &r15, r12, EXP_B5410, r23, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

        /*@0,9,0*/ exe(OP_MAUH3, &r18, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,9,1*/ exe(OP_MLUH, &r13, r10, EXP_B7632, r21, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,9,2*/ exe(OP_MLUH, &r14, r11, EXP_B7632, r22, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,9,3*/ exe(OP_MLUH, &r15, r12, EXP_B7632, r23, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

        /*@0,10,0*/ exe(OP_MAUH3, &r19, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,10,1*/ exe(OP_MLUH, &r21, sk1[CHIP], EXP_H3210, r1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,10,1*/ mop(OP_LDWR, 1, &r10, r0, 1284, MSK_D0, (U11)p2[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@0,10,2*/ exe(OP_MLUH, &r22, sk1[CHIP], EXP_H3210, r2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,10,2*/ mop(OP_LDWR, 1, &r11, r0, 1276, MSK_D0, (U11)p2[CHIP], WD, 0, 0, (U11)NULL, WD);
        /*@0,10,3*/ exe(OP_MLUH, &r23, sk1[CHIP], EXP_H3210, r3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,10,3*/ mop(OP_LDWR, 1, &r12, r0, 1280, MSK_D0, (U11)p2[CHIP], WD, 0, 0, (U11)NULL, WD);

        /*@0,11,1*/ exe(OP_MLUH, &r13, r10, EXP_B5410, r21, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,11,2*/ exe(OP_MLUH, &r14, r11, EXP_B5410, r22, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,11,3*/ exe(OP_MLUH, &r15, r12, EXP_B5410, r23, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

        /*@0,12,0*/ exe(OP_MAUH3, &r20, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,12,1*/ exe(OP_MLUH, &r13, r10, EXP_B7632, r21, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,12,2*/ exe(OP_MLUH, &r14, r11, EXP_B7632, r22, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,12,3*/ exe(OP_MLUH, &r15, r12, EXP_B7632, r23, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

        /*@0,13,0*/ exe(OP_MAUH3, &r21, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,14,0*/ exe(OP_MAUH3, &r21, r17, EXP_H3210, r19, EXP_H3210, r21, EXP_H3210, OP_OR, OLL, OP_SRLM, 8LL);
        /*@0,14,1*/ exe(OP_MAUH3, &r20, r16, EXP_H3210, r18, EXP_H3210, r20, EXP_H3210, OP_OR, OLL, OP_SRLM, 8LL);

        /*@0,15,0*/ exe(OP_MH2BW, &r31, r21, EXP_H3210, r20, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*@0,15,0*/ mop(OP_STWR, 3, &r31, (U11)(rp[CHIP]+), OLL, MSK_D0, (U11)rp[CHIP], 1024, 0, 0, (U11)NULL, 1024);
    }
}
}

//EMAX5A end
}
}

//EMAX5A drain_dirty_lmm

```

filter+rmm-expand4k-emax6.obj

BR/row: max=15 min=1 ave=8 EA/row: max=3 min=0 ave=0 ARpass/row: max=0




Figure.3.29: Expand4k

3.3.6 Unsharp with stencil



Figure 3.30: Unsharp

This is a 3x3 sharpening filter that emphasizes edges. By one burst operation, filter processing for 10 rows is performed for each of 6 locations (OMAP = 6) (RMGRP = 10). This is a stencil calculation therefore mapdist = 1.

```

void unsharp(Uchar *p, Uchar *r)
#if !defined(EMAX5) && !defined(EMAX6)
for (top=PAD; top<HT-PAD; top++) { /* scan-lines */
    Uchar *p0 = p+((top )*WD+(0 ))*4; // p1 p5 p2
    Uchar *p1 = p+((top-1)*WD+(0-1))*4; // p6 p0 p7
    Uchar *p2 = p+((top-1)*WD+(0+1))*4; // p3 p8 p4
    Uchar *p3 = p+((top+1)*WD+(0-1))*4;
    Uchar *p4 = p+((top+1)*WD+(0+1))*4;
    Uchar *p5 = p+((top+1)*WD+(0 ))*4;
    Uchar *p6 = p+((top )*WD+(0-1))*4;
    Uchar *p7 = p+((top )*WD+(0+1))*4;
    Uchar *p8 = p+((top+1)*WD+(0 ))*4;
    Uchar *rp = r+((top )*WD+(0 ))*4;
    for (cofs=0; cofs<WD; cofs++) {
        int t0,t1,t2;
        rp[0] = 0;
        t0 = p[1]; t1 = p[1]*p2[1]+p3[1]*p4[1]; t2 = p5[1]+p6[1]+p7[1]+p8[1];
        rp[1] = limitRGB(( t0 * 239 - t1 * 13 - t2 * 15 - t2/4) >> 7);
        t0 = p[2]; t1 = p[2]*p2[2]+p3[2]*p4[2]; t2 = p5[2]+p6[2]+p7[2]+p8[2];
        rp[2] = limitRGB(( t0 * 239 - t1 * 13 - t2 * 15 - t2/4) >> 7);
        t0 = p[3]; t1 = p[3]*p2[3]+p3[3]*p4[3]; t2 = p5[3]+p6[3]+p7[3]+p8[3];
        rp[3] = limitRGB(( t0 * 239 - t1 * 13 - t2 * 15 - t2/4) >> 7);
        p0+=4; p1+=4; p2+=4; p3+=4; p4+=4; p5+=4; p6+=4; p7+=4; p8+=4; rp+=4;
    }
}
#endif

for (top=0; top<RRANGE; top+=RMGRP) { /* scan-lines */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = (CHIP*RRANGE+DMAP+top+rofs)*WD;
            Uchar *p0 = p+idx+(0 )*4; // p1 p5 p2
            Uchar *p1 = p+idx-WD+(0-1))*4; // p6 p0 p7
            Uchar *p2 = p+idx-WD+(0+1))*4; // p3 p8 p4
            Uchar *p3 = p+idx+WD+(0-1))*4;
            Uchar *p4 = p+idx+WD+(0+1))*4;
            Uchar *p5 = p+idx-WD+(0 ))*4;
            Uchar *p6 = p+idx -(0-1))*4;
            Uchar *p7 = p+idx -(0+1))*4;
            Uchar *p8 = p+idx+WD+(0 ))*4;
            Uchar *rp = r+idx +(0 ))*4;
            for (cofs=0; cofs<WD; cofs++) {
                for (oc=0; oc<OMAP; oc++) {
                    Uint pix0 = (oc*RRANGE*WD+cofs)*4+0;
                    Uint pix1 = (oc*RRANGE*WD+cofs)*4+1;
                    Uint pix2 = (oc*RRANGE*WD+cofs)*4+2;
                    Uint pix3 = (oc*RRANGE*WD+cofs)*4+3;
                    int t0,t1,t2;
                    rp[pix0] = 0;
                    t0 = p0[pix1]; t1 = p1[pix1]*p2[pix1]+p3[pix1]*p4[pix1]; t2 = p5[pix1]+p6[pix1]+p7[pix1]+p8[pix1];
                    rp[pix1] = limitRGB(( t0 * 239 - t1 * 13 - t2 * 15 - t2/4) >> 7);
                    t0 = p0[pix2]; t1 = p1[pix2]*p2[pix2]+p3[pix2]*p4[pix2]; t2 = p5[pix2]+p6[pix2]+p7[pix2]+p8[pix2];
                    rp[pix2] = limitRGB(( t0 * 239 - t1 * 13 - t2 * 15 - t2/4) >> 7);
                    t0 = p0[pix3]; t1 = p1[pix3]*p2[pix3]+p3[pix3]*p4[pix3]; t2 = p5[pix3]+p6[pix3]+p7[pix3]+p8[pix3];
                    rp[pix3] = limitRGB(( t0 * 239 - t1 * 13 - t2 * 15 - t2/4) >> 7);
                }
            }
        }
    }
}

```

```

U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc1, cc2, cc3, ex0, ex1;
for (top0; top<RRANGE; top+=RMGRP) { /* scan-lines */
    for (rofs=0; rofs<RRANGE; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        Uchar *pp0[NCHIP], *pc0[NCHIP], *pn0[NCHIP], *rc0[NCHIP];
        Uchar *pp1[NCHIP], *pc1[NCHIP], *pn1[NCHIP], *rc1[NCHIP];
        Uchar *pp2[NCHIP], *pc2[NCHIP], *pn2[NCHIP], *rc2[NCHIP];
        Uchar *pp3[NCHIP], *pc3[NCHIP], *pn3[NCHIP], *rc3[NCHIP];
        Uchar *pp4[NCHIP], *pc4[NCHIP], *pn4[NCHIP], *rc4[NCHIP];
        Uchar *pp5[NCHIP], *pc5[NCHIP], *pn5[NCHIP], *rc5[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = (CHIP*RRANGE+MAP+top+rofs)*WD4;
            pp0[CHIP] = p+idx+RRANGE*WD* 0-1280; pc0[CHIP] = p+idx+RRANGE*WD* 0+1280; rc0[CHIP] = r+idx+RRANGE*WD* 0;
            pp1[CHIP] = p+idx+RRANGE*WD* 4-1280; pc1[CHIP] = p+idx+RRANGE*WD* 4+1280; rc1[CHIP] = r+idx+RRANGE*WD* 4;
            pp2[CHIP] = p+idx+RRANGE*WD* 8-1280; pc2[CHIP] = p+idx+RRANGE*WD* 8+1280; rc2[CHIP] = r+idx+RRANGE*WD* 8;
            pp3[CHIP] = p+idx+RRANGE*WD*12-1280; pc3[CHIP] = p+idx+RRANGE*WD*12+1280; rc3[CHIP] = r+idx+RRANGE*WD*12;
            pp4[CHIP] = p+idx+RRANGE*WD*16-1280; pc4[CHIP] = p+idx+RRANGE*WD*16+1280; rc4[CHIP] = r+idx+RRANGE*WD*16;
            pp5[CHIP] = p+idx+RRANGE*WD*20-1280; pc5[CHIP] = p+idx+RRANGE*WD*20+1280; rc5[CHIP] = r+idx+RRANGE*WD*20;
        }
    }
//EMAX5A begin unsharp mapdist=1
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*1*/for (INIT0=1,LOOP0=WD,cofs=0;LOOP0>0;INIT0=0) { /* stage#0 */ mapped to FOR() on BR[63][0][0] */
/*@0,1*/ exec(OP_ADD, &cofs, cofs, EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL);
/*@map0*/
/*@1,0*/ exec(OP_ADD, &coefs, pc0[CHIP], EXP_H3210, coefs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@2,0*/ exec(OP_LDWR, 1, &r1, pofs, -1276, MSK_DO, (U11)pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,0*/ exec(OP_LDWR, 1, &r2, pofs, -1284, MSK_DO, (U11)pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,1*/ exec(OP_LDWR, 1, &r5, pofs, -1280, MSK_DO, (U11)pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,0*/ exec(OP_MAUH, &r11, r1, EXP_B5410, r2, EXP_B5410, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@3,0*/ exec(OP_LDWR, 1, &r6, pofs, 4, MSK_DO, (U11)pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,0*/ exec(OP_LDWR, 1, &r7, pofs, -4, MSK_DO, (U11)pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,1*/ exec(OP_MAUH, &r12, r1, EXP_B7632, r2, EXP_B7632, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@3,1*/ exec(OP_LDWR, 1, &r0, pofs, 0, MSK_DO, (U11)pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,1*/ exec(OP_MAUH, &r20, r0, EXP_B5410, 239, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@4,0*/ exec(OP_LDWR, 1, &r3, pofs, 1284, MSK_DO, (U11)pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,0*/ exec(OP_LDWR, 1, &r4, pofs, 1276, MSK_DO, (U11)pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,1*/ exec(OP_MLUH, &r21, r0, EXP_B7632, 239, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@4,1*/ exec(OP_LDWR, 1, &r8, pofs, 1280, MSK_DO, (U11)pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,1*/ exec(OP_MAUH, &r15, r5, EXP_B5410, r6, EXP_B5410, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@4,3*/ exec(OP_MAUH, &r16, r5, EXP_B7632, r6, EXP_B7632, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@5,0*/ exec(OP_MAUH3, &r11, r3, EXP_B5410, r4, EXP_B5410, r11, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@5,1*/ exec(OP_MAUH3, &r12, r3, EXP_B7632, r4, EXP_B7632, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@6,0*/ exec(OP_MLUH, &r13, r11, EXP_H3210, 13, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@6,1*/ exec(OP_MLUH, &r14, r12, EXP_H3210, 13, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@6,2*/ exec(OP_MAUH3, &r15, r7, EXP_B5410, r15, EXP_B5410, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@6,3*/ exec(OP_MAUH3, &r16, r7, EXP_B7632, r8, EXP_B7632, r16, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@7,0*/ exec(OP_NOP, &r7, r15, EXP_H3210, 0LL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 2LL);
/*@7,1*/ exec(OP_MLUH, &r17, r15, EXP_H3210, 15, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@7,2*/ exec(OP_NOP, &r8, r16, EXP_H3210, 0LL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 2LL);
/*@7,3*/ exec(OP_MLUH, &r18, r16, EXP_H3210, 15, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@8,0*/ exec(OP_MSUH3, &r10, r20, EXP_H3210, r7, EXP_H3210, r17, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@8,1*/ exec(OP_MSUH3, &r11, r21, EXP_H3210, r8, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@8,2*/ exec(OP_MSUH3, &r20, r10, EXP_H3210, r13, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 7LL);
/*@9,1*/ exec(OP_MSUH, &r21, r11, EXP_H3210, r14, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 7LL);
/*@10,0*/ exec(OP_MH2BW, &r31, r21, EXP_H3210, r20, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@10,0*/ exec(OP_STWR, 3, &r31, rc0[CHIP], coefs, MSK_DO, rc0[CHIP], WD, 0, 0, (U11)NULL, WD);
:
/*map5*/
/*@46,1*/ exec(OP_ADD, &coefs, pc5[CHIP], EXP_H3210, coefs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@47,0*/ exec(OP_LDWR, 1, &r1, pofs, -1276, MSK_DO, (U11)pp5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@47,0*/ exec(OP_LDWR, 1, &r2, pofs, -1284, MSK_DO, (U11)pp5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@47,1*/ exec(OP_LDWR, 1, &r5, pofs, -1280, MSK_DO, (U11)pp5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@48,0*/ exec(OP_MAUH, &r11, r1, EXP_B5410, r2, EXP_B5410, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@48,0*/ exec(OP_LDWR, 1, &r6, pofs, 4, MSK_DO, (U11)pc5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@48,0*/ exec(OP_LDWR, 1, &r7, pofs, -4, MSK_DO, (U11)pc5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@48,1*/ exec(OP_MAUH, &r12, r1, EXP_B7632, r2, EXP_B7632, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@48,1*/ exec(OP_LDWR, 1, &r0, pofs, 0, MSK_DO, (U11)pc5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@49,0*/ exec(OP_MLUH, &r20, r0, EXP_B5410, 239, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@49,0*/ exec(OP_LDWR, 1, &r3, pofs, 1284, MSK_DO, (U11)pn5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@49,0*/ exec(OP_LDWR, 1, &r4, pofs, 1276, MSK_DO, (U11)pn5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@49,1*/ exec(OP_MLUH, &r21, r0, EXP_B7632, 239, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@49,1*/ exec(OP_LDWR, 1, &r8, pofs, 1280, MSK_DO, (U11)pn5[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@49,2*/ exec(OP_MAUH, &r15, r5, EXP_B5410, r6, EXP_B5410, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@49,3*/ exec(OP_MAUH, &r16, r5, EXP_B7632, r6, EXP_B7632, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@50,0*/ exec(OP_MAUH3, &r11, r3, EXP_B5410, r4, EXP_B5410, r11, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@50,1*/ exec(OP_MAUH3, &r12, r3, EXP_B7632, r4, EXP_B7632, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@51,0*/ exec(OP_MLUH, &r13, r11, EXP_H3210, 13, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@51,1*/ exec(OP_MLUH, &r14, r12, EXP_H3210, 13, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@51,2*/ exec(OP_MAUH3, &r15, r7, EXP_B5410, r8, EXP_B5410, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@51,3*/ exec(OP_MAUH3, &r16, r7, EXP_B7632, r8, EXP_B7632, r16, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@52,0*/ exec(OP_NOP, &r7, r15, EXP_H3210, 0LL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 2LL);
/*@52,1*/ exec(OP_MLUH, &r17, r15, EXP_H3210, 15, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@52,2*/ exec(OP_NOP, &r8, r16, EXP_H3210, 0LL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 2LL);
/*@52,3*/ exec(OP_MLUH, &r18, r16, EXP_H3210, 15, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@53,0*/ exec(OP_MSUH3, &r10, r20, EXP_H3210, r7, EXP_H3210, r17, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@53,1*/ exec(OP_MSUH3, &r11, r21, EXP_H3210, r8, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@54,0*/ exec(OP_MSUH, &r20, r10, EXP_H3210, r13, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 7LL);
/*@54,1*/ exec(OP_MSUH, &r21, r11, EXP_H3210, r14, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRLM, 7LL);
/*@55,0*/ exec(OP_MH2BW, &r31, r21, EXP_H3210, r20, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@55,0*/ exec(OP_STWR, 3, &r31, rc5[CHIP], coefs, MSK_DO, rc5[CHIP], WD, 0, 0, (U11)NULL, WD);
}
}
//EMAX5A end
}
}
//EMAX5A drain_dirty_lmm

```

filter+rmm-unsharp-emax6.obj

BR/row: max=11 min=2 ave=6 EA/row: max=3 min=0 ave=1 ARpass/row: max=0



Figure.3.31: Unsharp

3.3.7 Blur with stencil



Figure 3.32: Blur

This is a 3x3 pipelined median filter. By one burst operation, 15 rows of filter processing are performed for each of the four locations (OMAP = 4) (RMGRP = 15). This is a stencil calculation with mapdist = 1.

```
void blur(Uint *p, Uint *r)
#if !defined(EMAX5) && !defined(EMAX6)
for (top>PAD; top<HT-PAD; top++) { /* scan-lines */
    Uint *p0 = p+(top )*WD ;
    Uint *p1 = p+(top )*WD ;
    Uint *p2 = p+(top )*WD+1;
    Uint *p3 = p+(top )*WD+1;
    Uint *p4 = p+(top-1)*WD ;
    Uint *p5 = p+(top+1)*WD ;
    Uint *p6 = p+(top-1)*WD-1;
    Uint *p7 = p+(top-1)*WD+1;
    Uint *p8 = p+(top+1)*WD-1;
    Uint *p9 = p+(top+1)*WD+1;
    Uint *rp = r+(top )*WD ;
    for (cofs=0; cofs<WD; cofs++) {
        *rp = (Uint)((*p1>>24&0xff)*20
            + (*p2>>24&0xff)*12 + (*p3>>24&0xff)*12 + (*p4>>24&0xff)*12 + (*p5>>24&0xff)*12
            + (*p6>>24&0xff)*8 + (*p7>>24&0xff)*8 + (*p8>>24&0xff)*8 + (*p9>>24&0xff)*8)/100<<24
            | (Uint)((*p1>>16&0xffff)*20
            + (*p2>>16&0xffff)*12 + (*p3>>16&0xffff)*12 + (*p4>>16&0xffff)*12 + (*p5>>16&0xffff)*12
            + (*p6>>16&0xffff)*8 + (*p7>>16&0xffff)*8 + (*p8>>16&0xffff)*8 + (*p9>>16&0xffff)*8)/100<<16
            | (Uint)((*p1>> 8&0xffff)*20
            + (*p2>> 8&0xffff)*12 + (*p3>> 8&0xffff)*12 + (*p4>> 8&0xffff)*12 + (*p5>> 8&0xffff)*12
            + (*p6>> 8&0xffff)*8 + (*p7>> 8&0xffff)*8 + (*p8>> 8&0xffff)*8 + (*p9>> 8&0xffff)*8)/100<<8;
        p0++; p1++; p2++; p3++; p4++; p5++; p6++; p7++; p8++; p9++; rp++;
    }
}
#endif
```

```
for (top>PAD; top<HT-PAD; top++) { /* scan-lines */
    Uint *p0 = p+(top )*WD ;
    Uint *p1 = p+(top )*WD ;
    Uint *p2 = p+(top )*WD+1;
    Uint *p3 = p+(top )*WD+1;
    Uint *p4 = p+(top-1)*WD ;
    Uint *p5 = p+(top+1)*WD ;
    Uint *p6 = p+(top-1)*WD-1;
    Uint *p7 = p+(top-1)*WD+1;
    Uint *p8 = p+(top+1)*WD-1;
    Uint *p9 = p+(top+1)*WD+1;
    Uint *rp = r+(top )*WD ;
    for (cofs=0; cofs<WD; cofs++) {
        Uint s0,s1,s2,s3,s4,s5,s6,s7,s8;
        Uint t0,t1,t2;
        s0*=p1;s1*=p2;s2*=p3;s3*=p4;s4*=p5;s5*=p6;s6*=p7;s7*=p8;s8*=p9;
        /*[ 5 | 3 | 6 | 5 < 3 < ★ | 5 | 3 | 2 | 5 < 3 < ★ | 5 | 3 | 5 | 5 < < ★ | 5 | 5 | 】
         |V+V-V-| 1 < 0 < 2 | 1 < 0 < 2 | - | 0 | - | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 中間値確定
         | 1 | 0 | 2 | 1 < 0 < 2 | 1 < 0 < 2 | - | 0 | - | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
         |V+V-V-| 1 < 0 < 2 | 1 < 0 < 2 | - | 0 | - | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
         | 7 | 4 | 8 | ★ < 4 < 8 | 1 | 4 | 8 | ★ < 4 < 8 | 4 | 8 | ★ < 4 < 8 | 8 | 】*/
        t0 = pmax3(s5,s1,s7); t1 = pmid3(s5,s1,s7); t2 = pmin3(s5,s1,s7); s5 = t0; s1 = t1; s7 = t2;
        t0 = pmax3(s3,s0,s4); t1 = pmid3(s3,s0,s4); t2 = pmin3(s3,s0,s4); s3 = t0; s0 = t1; s4 = t2;
        t0 = pmax3(s6,s2,s8); t1 = pmid3(s6,s2,s8); t2 = pmin3(s6,s2,s8); s6 = t0; s2 = t1; s8 = t2;

        t0 = pmin3(s5,s3,s6); t1 = pmid3(s5,s3,s6); s5 = t0; s3 = t1;
        t0 = pmin3(s3,s0,s2); t1 = pmid3(s3,s0,s2); t2 = pmax3(s1,s0,s2); s1 = t0; s0 = t1; s2 = t2;
        t0 = pmid3(s7,s4,s8); t1 = pmid3(s7,s4,s8); s4 = t0; s8 = t1;

        t0 = pmax2(s5,s1); t1 = pmin2(s5,s1); s5 = t0; s1 = t1;
        t0 = pmax3(s3,s0,s4); t1 = pmid3(s3,s0,s4); t2 = pmin3(s3,s0,s4); s3 = t0; s0 = t1; s4 = t2;
        t0 = pmid3(s2,s8); t1 = pmid3(s2,s8); s2 = t0; s8 = t1;

        t0 = pmin3(s5,s3,s2); t1 = pmid3(s5,s3,s2); s5 = t0; s3 = t1;
        t0 = pmid3(s1,s4,s8); t1 = pmax3(s1,s4,s8); s4 = t0; s8 = t1;

        t0 = pmax2(s5,s4); t1 = pmin2(s5,s4); s5 = t0; s4 = t1;
        t0 = pmax3(s3,s0,s8); t1 = pmid3(s3,s0,s8); t2 = pmin3(s3,s0,s8); s3 = t0; s0 = t1; s8 = t2;

        s5 = pmin2(s5,s3); s8 = pmax2(s4,s8);
        *rp = pmid3(s5,s0,s8);
        p0++; p1++; p2++; p3++; p4++; p5++; p6++; p7++; p8++; p9++; rp++;
    }
}
```

```

U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
for (top=0; top<RRANGE; top+=RMGRP) { /* scan-lines */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        Uint *pp0[NCHIP], *pc0[NCHIP], *pn0[NCHIP];
        Uint *pp1[NCHIP], *pc1[NCHIP], *pn1[NCHIP];
        Uint *pp2[NCHIP], *pc2[NCHIP], *pn2[NCHIP];
        Uint *pp3[NCHIP], *pc3[NCHIP], *pn3[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = (CHIP*RRANGE+DMAP+top*rofs)*WD;
            pp0[CHIP] = p+idx+RRANGE*WD*0+WD; pc0[CHIP] = p+idx+RRANGE*WD*0+WD; rc0[CHIP] = r+idx+RRANGE*WD*0;
            pp1[CHIP] = p+idx+RRANGE*WD*1+WD; pc1[CHIP] = p+idx+RRANGE*WD*1+WD; rc1[CHIP] = r+idx+RRANGE*WD*1;
            pp2[CHIP] = p+idx+RRANGE*WD*2+WD; pc2[CHIP] = p+idx+RRANGE*WD*2+WD; rc2[CHIP] = r+idx+RRANGE*WD*2;
            pp3[CHIP] = p+idx+RRANGE*WD*3+WD; pc3[CHIP] = p+idx+RRANGE*WD*3+WD; rc3[CHIP] = r+idx+RRANGE*WD*3;
        }
    }
//EMAX5A begin blur mapdist=1
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    /*1*/for (INIT0=0,LOOP0=WD,cofs=0;4; LOOP0++; INIT0=0) { /* stage#0 */ /* mapped to FDR() on BR[63][0][0] */
    /*@0,1*/ exe(OP_ADD, &cofs, cof, EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL);
    /*map0*/
    /*@01,0*/ exe(OP_ADD, &poofs, pc0[CHIP], EXP_H3210, cof, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@02,0*/ m0p(OP_LDWR, 1, &r7, pofs, -1276, MSK_DO, pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@02,1*/ m0p(OP_LDWR, 1, &r1, pofs, -1280, MSK_DO, pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@02,2*/ m0p(OP_LDWR, 1, &r5, pofs, -1284, MSK_DO, pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@03,0*/ exe(OP_MMINS, &r17, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@03,1*/ m0p(OP_LDWR, 1, &r4, pofs, 4, MSK_DO, pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@03,2*/ m0p(OP_LDWR, 1, &r0, pofs, 0, MSK_DO, pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@03,1*/ exe(OP_MMID3, &r11, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@03,1*/ m0p(OP_LDWR, 1, &r3, pofs, -4, MSK_DO, pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@03,2*/ exe(OP_MMMAX3, &r15, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@04,0*/ exe(OP_MMINS, &r14, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@04,0*/ m0p(OP_LDWR, 1, &r8, pofs, 1284, MSK_DO, pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@04,1*/ m0p(OP_MMID3, &r2, pofs, 1280, MSK_DO, pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@04,1*/ m0p(OP_LDWR, 1, &r10, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@04,1*/ m0p(OP_MMID3, &r6, pofs, 1276, MSK_DO, pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@04,2*/ exe(OP_MMMAX3, &r13, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@05,0*/ exe(OP_MMINS, &r18, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@05,1*/ exe(OP_MMID3, &r12, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@05,2*/ exe(OP_MMMAX3, &r16, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*step-2*/
    /*@06,0*/ exe(OP_MMMAX3, &r2, r11, EXP_H3210, r10, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@06,1*/ exe(OP_MMID3, &r0, r11, EXP_H3210, r10, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@06,2*/ exe(OP_MMINS, &r1, r11, EXP_H3210, r10, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@06,3*/ exe(OP_MMMAX3, &r8, r17, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@07,0*/ exe(OP_MMID3, &r4, r17, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@07,1*/ exe(OP_MMID3, &r3, r15, EXP_H3210, r13, EXP_H3210, r16, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@07,2*/ exe(OP_MMINS, &r5, r15, EXP_H3210, r13, EXP_H3210, r16, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*step-3*/
    /*@08,0*/ exe(OP_MMINS, &r14, r3, EXP_H3210, r0, EXP_H3210, r4, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@08,1*/ exe(OP_MMID3, &r10, r3, EXP_H3210, r0, EXP_H3210, r4, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@08,2*/ exe(OP_MMMAX3, &r13, r3, EXP_H3210, r0, EXP_H3210, r4, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@08,3*/ exe(OP_MMIN, &r18, r2, EXP_H3210, r0, EXP_H3210, r1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@09,0*/ exe(OP_MMMAX, &r12, r2, EXP_H3210, r8, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@09,1*/ exe(OP_MMIN, &r11, r5, EXP_H3210, r1, EXP_H3210, r11, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@09,2*/ exe(OP_MMMAX, &r15, r5, EXP_H3210, r1, EXP_H3210, r11, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*step-4*/
    /*@10,0*/ exe(OP_MMID3, &r4, r11, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@10,1*/ exe(OP_MMINS, &r5, r15, EXP_H3210, r13, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*step-5*/
    /*@10,2*/ exe(OP_MMMAX3, &r8, r11, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@10,3*/ exe(OP_MMID3, &r3, r15, EXP_H3210, r13, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@11,0*/ exe(OP_MMIN, &r14, r5, EXP_H3210, r4, EXP_H3210, r0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@11,1*/ exe(OP_MMMAX, &r15, r5, EXP_H3210, r4, EXP_H3210, r0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@11,2*/ exe(OP_MMINS, &r18, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);
    /*@11,3*/ exe(OP_MMID3, &r10, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);
    /*@12,0*/ exe(OP_MMAX3, &r13, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*step-6*/
    /*@12,1*/ exe(OP_MMAX, &r8, r14, EXP_H3210, r18, EXP_H3210, r11, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@13,0*/ exe(OP_MMIN, &r5, r15, EXP_H3210, r13, EXP_H3210, r11, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@14,0*/ exe(OP_MMID3, &r31, r5, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@14,0*/ m0p(OP_STWR, 3, &r31, rc0[CHIP], cof, MSK_DO, rc0[CHIP], WD, 0, 0, (U11)NULL, WD);
    :
    /*map3*/
    /*@40,1*/ exe(OP_ADD, &poofs, pc3[CHIP], EXP_H3210, cof, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@41,0*/ m0p(OP_LDWR, 1, &r7, pofs, -1276, MSK_DO, pp3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@41,0*/ m0p(OP_LDWR, 1, &r1, pofs, -1280, MSK_DO, pp3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@41,1*/ m0p(OP_LDWR, 1, &r5, pofs, -1284, MSK_DO, pp3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@42,0*/ m0p(OP_MMINS, &r17, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@42,0*/ m0p(OP_LDWR, 1, &r4, pofs, 4, MSK_DO, pc3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@42,0*/ m0p(OP_LDWR, 1, &r0, pofs, 0, MSK_DO, pc3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@42,1*/ exe(OP_MMID3, &r11, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@42,1*/ m0p(OP_LDWR, 1, &r3, pofs, -4, MSK_DO, pc3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@42,2*/ exe(OP_MMMAX3, &r15, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@43,0*/ exe(OP_MMINS, &r14, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@43,0*/ m0p(OP_LDWR, 1, &r8, pofs, 1284, MSK_DO, pn3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@43,0*/ m0p(OP_LDWR, 1, &r2, pofs, 1280, MSK_DO, pn3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@43,1*/ exe(OP_MMID3, &r10, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@43,1*/ m0p(OP_LDWR, 1, &r6, pofs, 1276, MSK_DO, pn3[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@43,2*/ exe(OP_MMMAX3, &r13, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@44,0*/ exe(OP_MMINS, &r18, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@44,1*/ exe(OP_MMID3, &r12, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@44,2*/ exe(OP_MMAX3, &r16, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*step-2*/
    :
    /*step-5*/
    /*@49,2*/ exe(OP_MMAX3, &r8, r11, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@49,3*/ exe(OP_MMID3, &r3, r15, EXP_H3210, r13, EXP_H3210, r12, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@50,0*/ exe(OP_MMIN, &r14, r5, EXP_H3210, r4, EXP_H3210, r0, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@50,1*/ exe(OP_MMMAX, &r15, r5, EXP_H3210, r4, EXP_H3210, r0, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@50,2*/ exe(OP_MMINS, &r18, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@50,3*/ exe(OP_MMID3, &r10, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@51,0*/ exe(OP_MMAX3, &r13, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*step-6*/
    /*@51,1*/ exe(OP_MMAX, &r8, r14, EXP_H3210, r18, EXP_H3210, r11, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@52,0*/ exe(OP_MMIN, &r5, r15, EXP_H3210, r13, EXP_H3210, r11, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@53,0*/ exe(OP_MMID3, &r31, r5, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
    /*@53,0*/ m0p(OP_STWR, 3, &r31, rc3[CHIP], cof, MSK_DO, rc3[CHIP], WD, 0, 0, (U11)NULL, WD);
    :
}
//EMAX5A end
}
}
//EMAX5A drain_dirty_lmm

```

filter+rmm-blur-emax6.obj

BR/row: max=11 min=2 ave=6 EA/row: max=3 min=0 ave=0 ARpass/row: max=0



Figure.3.33: Blur

3.3.8 Edge with stencil




Figure 3.34: Edge

This is a 3x3 edge detection filter. By one burst operation, filter processing for 10 rows is performed for each of 6 locations (OMAP = 6) (RMGRP = 10). This is a stencil calculation with mapdist = 1.

```

void edge(Uint *p, struct E *r)
#if !defined(EMAX5) && !defined(EMAX6)
for (top=PAD; top<HT-PAD; top++) { /* scan-lines */
    Uint *p0 = p+(top )*WD ;
    Uint *p1 = p+(top-1)*WD-1;
    Uint *p2 = p+(top+1)*WD+1;
    Uint *p3 = p+(top-1)*WD ;
    Uint *p4 = p+(top+1)*WD ;
    Uint *p5 = p+(top-1)*WD+1;
    Uint *p6 = p+(top+1)*WD-1;
    Uint *p7 = p+(top )*WD-1;
    Uint *p8 = p+(top )*WD+1;
    Uchar *rp = r->E[top];
    for (cofs=0; cofs<WD; cofs++) {
        int d1 = d1(*p1&MASK,*p2&MASK)+df(*p3&MASK,*p4&MASK)+df(*p5&MASK,*p6&MASK)+df(*p7&MASK,*p8&MASK);
        /* 0 < d1(42) < 256*2*4 */
        *rp = d1 < EDGEDET ? 0 : PIXMAX;
        p0++; p1++; p2++; p3++; p4++; p5++; p6++; p7++; p8++; rp++;
    }
}
#endif

```

```

U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4];
U11 BR[64][4][4];
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc1, cc2, cc3, ex0, ex1;
for (top=0; top<RRANGE; top+=RMGRP) { /* scan-lines */
    for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
        UInt *pp0[NCHIP], *pc0[NCHIP], *pn0[NCHIP]; Uchar *rc0[NCHIP];
        UInt *pp1[NCHIP], *pc1[NCHIP], *pn1[NCHIP]; Uchar *rc1[NCHIP];
        UInt *pp2[NCHIP], *pc2[NCHIP], *pn2[NCHIP]; Uchar *rc2[NCHIP];
        UInt *pp3[NCHIP], *pc3[NCHIP], *pn3[NCHIP]; Uchar *rc3[NCHIP];
        UInt *pp4[NCHIP], *pc4[NCHIP], *pn4[NCHIP]; Uchar *rc4[NCHIP];
        UInt *pp5[NCHIP], *pc5[NCHIP], *pn5[NCHIP]; Uchar *rc5[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++, CHIP++) f /* will be parallelized by multi-chip (M/#chip) */
            int idx = (CHIP*RRANGE+0MAP+top+rofs)*WD;
            pp0[CHIP] = p+idx+RRANGE*WD*0*WD; pn0[CHIP] = p+idx+RRANGE*WD*0*WD; rc0[CHIP] = (Uchar*)(r->E)+idx+RRANGE*WD*0;
            pp1[CHIP] = p+idx+RRANGE*WD*1*WD; pc1[CHIP] = p+idx+RRANGE*WD*1*WD; rc1[CHIP] = (Uchar*)(r->E)+idx+RRANGE*WD*1;
            pp2[CHIP] = p+idx+RRANGE*WD*2*WD; pc2[CHIP] = p+idx+RRANGE*WD*2*WD; rc2[CHIP] = (Uchar*)(r->E)+idx+RRANGE*WD*2;
            pp3[CHIP] = p+idx+RRANGE*WD*3*WD; pc3[CHIP] = p+idx+RRANGE*WD*3*WD; rc3[CHIP] = (Uchar*)(r->E)+idx+RRANGE*WD*3;
            pp4[CHIP] = p+idx+RRANGE*WD*4*WD; pc4[CHIP] = p+idx+RRANGE*WD*4*WD; rc4[CHIP] = (Uchar*)(r->E)+idx+RRANGE*WD*4;
            pp5[CHIP] = p+idx+RRANGE*WD*5*WD; pc5[CHIP] = p+idx+RRANGE*WD*5*WD; rc5[CHIP] = (Uchar*)(r->E)+idx+RRANGE*WD*5;
    }
}

//EMAX5A begin edge mapdist=1
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    /*1*/for (INIT0=1,LOOP0=WD,cofs=0; LOOP0-; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
    /*@0,1*/ exe(OP_ADD,      &cofs, cofs,      EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL);
    /*@map0*/
    /*@1,0*/ exe(OP_ADD,      &cofs, pc0[CHIP], EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@2,0*/ mop(OP_LDWR, 1, &r5, pofs,      -1276, MSK_D0, (U11)pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@2,0*/ mop(OP_LDWR, 1, &r3, pofs,      -1280, MSK_D0, (U11)pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@2,1*/ mop(OP_LDWR, 1, &r1, pofs,      -1284, MSK_D0, (U11)pp0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@3,0*/ exe(OP_NOP,      &AR[3][0], OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL);
    /*@3,0*/ mop(OP_LDWR, 1, &r8, pofs,      4, MSK_D0, (U11)pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@3,0*/ mop(OP_LDWR, 1, &r7, pofs,      -4, MSK_D0, (U11)pc0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@4,0*/ exe(OP_NOP,      &AR[4][0], OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL);
    /*@4,0*/ mop(OP_LDWR, 1, &r2, pofs,      1284, MSK_D0, (U11)pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@4,0*/ mop(OP_LDWR, 1, &r4, pofs,      1280, MSK_D0, (U11)pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@4,1*/ mop(OP_LDWR, 1, &r6, pofs,      1276, MSK_D0, (U11)pn0[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@4,1*/ exe(OP_MSSAD,   &r7, OLL,      EXP_H3210, r7, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@5,0*/ exe(OP_MSSAD,   &r1, OLL,      EXP_H3210, r1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@5,1*/ exe(OP_MSSAD,   &r3, OLL,      EXP_H3210, r3, EXP_H3210, r4, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@5,2*/ exe(OP_MSSAD,   &r5, OLL,      EXP_H3210, r5, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@6,0*/ exe(OP_MAUAH,   &r1, r3,      EXP_H3210, r1, EXP_H3210, r1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@6,1*/ exe(OP_MAUAH,   &r5, r7,      EXP_H3210, r5, EXP_H3210, r7, EXP_H3210, OLL, EXP_H3210, OP_SUMHL, OLL, OP_NOP, OLL);
    /*@7,0*/ exe(OP_MAUAH,   &r1, r5,      EXP_H3210, r1, EXP_H3210, 64, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@8,0*/ mop(OP_STBR, 3, &r31, rc0[CHIP]++, 0, MSK_D0, (U11)rc0[CHIP]++, WD/4, 0, 0, (U11)NULL, WD/4);

    /*map5*/
    /*@36,1*/exe(OP_ADD,      &pofof, pc5[CHIP], EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@37,0*/mop(OP_LDWR, 1, &r5, pofs,      -1276, MSK_D0, (U11)pp5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@37,0*/mop(OP_LDWR, 1, &r3, pofs,      -1280, MSK_D0, (U11)pp5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@37,1*/mop(OP_LDWR, 1, &r1, pofs,      -1284, MSK_D0, (U11)pp5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@38,0*/exe(OP_NOP,      &AR[38][0], OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL);
    /*@38,0*/mop(OP_LDWR, 1, &r8, pofs,      4, MSK_D0, (U11)pc5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@38,0*/mop(OP_LDWR, 1, &r7, pofs,      -4, MSK_D0, (U11)pc5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@39,0*/exe(OP_NOP,      &AR[39][0], OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL);
    /*@39,0*/mop(OP_LDWR, 1, &r2, pofs,      1284, MSK_D0, (U11)pn5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@39,0*/mop(OP_LDWR, 1, &r4, pofs,      1280, MSK_D0, (U11)pn5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@39,1*/mop(OP_LDWR, 1, &r6, pofs,      1276, MSK_D0, (U11)pn5[CHIP], WD, 0, 0, (U11)NULL, WD);
    /*@39,1*/exe(OP_MSSAD,   &r7, OLL,      EXP_H3210, r7, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@40,0*/exe(OP_MSSAD,   &r1, OLL,      EXP_H3210, r1, EXP_H3210, r2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@40,1*/exe(OP_MSSAD,   &r3, OLL,      EXP_H3210, r3, EXP_H3210, r4, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@40,2*/exe(OP_MSSAD,   &r5, OLL,      EXP_H3210, r5, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@41,0*/exe(OP_MAUAH,   &r1, r3,      EXP_H3210, r1, EXP_H3210, r1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@41,1*/exe(OP_MAUAH,   &r5, r7,      EXP_H3210, r5, EXP_H3210, r7, EXP_H3210, OLL, EXP_H3210, OP_SUMHL, OLL, OP_NOP, OLL);
    /*@42,0*/exe(OP_MAUAH,   &r1, r5,      EXP_H3210, r1, EXP_H3210, 64, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
    /*@43,0*/mop(OP_STBR, 3, &r31, rc5[CHIP]++, 0, MSK_D0, (U11)rc5[CHIP]++, WD/4, 0, 0, (U11)NULL, WD/4);
}

}

//EMAX5A end
}
}

//EMAX5A drain_dirty_lmm

```

filter+rmm-edge-emax6.obj

BR/row: max=9 min=1 ave=4 EA/row: max=3 min=0 ave=1 ARpass/row: max=1



Figure.3.35: Edge

3.3.9 Stereo with stencil




Figure 3.36: Stereo

This is a stereo matching with a search size of 12x16. Update SAD for 8 rows by one burst operation. This is not a stencil calculation therefore Mapdist = 0.

```

void wdifline(Uint *l, Uint *r, struct SAD2 *d, int k)
#if !defined(EMAX5) && !defined(EMAX6)
    for (top=DWIN; top<HT-DWIN; top++) { /* scan-lines */
        for (cofs=DWIN+k/2; cofs<WD-DWIN-k/2; cofs++) /* one scan-line */
            d->SAD2[top][cofs] = 0;
    }

    for (top=DWIN; top<HT-DWIN; top++) { /* scan-lines */
        Uint *lp = l + top*WD+k; /* L */
        Uint *rp = r + top*WD; /* R */
        for (pofs1=DWIN; pofs1<DWIN; pofs1++) {
            Uint *dp = &d->SAD2[top+pofs1][DWIN+k/2];
            for (cofs=0; cofs<WD-DWIN*2; cofs++) /* one scan-line */
                int x, retval = 0;
                for (x=0; x<DWIN*2; x++)
                    retval += df(((lp+cofs+x))&MASK, ((rp+cofs+x))&MASK);
                    *(dp+cofs) += retval;
            }
        }
#endif

for (top=0; top<RRANGE; top++) { /* will be parallelized by multi-chip (M/#chip) */
    for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
        int idx = CHIP*RRANGE+DWIN+top;
        for (cofs=DWIN+k/2; cofs<WD-DWIN-k/2; cofs++) /* one scan-line */
            d->SAD2[idx][cofs] = 0;
    }

    for (top=0; top<RRANGE; top++) { /* will be parallelized by multi-chip (M/#chip) */
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            int idx = CHIP*RRANGE+DWIN+top;
            Uint *lp = l + idx*WD+k; /* L */
            Uint *rp = r + idx*WD; /* R */
            for (pofs1=DWIN; pofs1<DWIN; pofs1++) {
                Uint *dp = &d->SAD2[idx+pofs1][DWIN+k/2];
                for (cofs=0; cofs<WD-DWIN*2; cofs++) /* one scan-line */
                    int x, retval = 0;
                    for (x=0; x<DWIN*2; x++)
                        retval += df(((lp+cofs+x))&MASK, ((rp+cofs+x))&MASK);
                        *(dp+cofs) += retval;
            }
        }
    }
}

```

```

U11 LOOP1, LOOPO; U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
for (top=0; top<RANGE; top++) { /* will be parallelized by multi-chip (M/#chip) */
    for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
        int idx = CHIP*RANGE+DWIN+top;
        for (cofs=DWIN+k/2; cof<D-WIN-k/2; cof++) /* one scan-line */
            d->SAD2[idx][cofs] = 0;
    }
}
for (top=0; top<RANGE; top++) { /* scan-lines */
    UInt *lp[NCHIP];
    UInt *dp[NCHIP], *dp1[NCHIP], *dp2[NCHIP], *dp3[NCHIP], *dp4[NCHIP], *dp5[NCHIP], *dp6[NCHIP], *dp7[NCHIP];
    UInt *dp8[NCHIP], *dp9[NCHIP], *dp10[NCHIP], *dp11[NCHIP], *dp12[NCHIP], *dp13[NCHIP];
    for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
        int idx = CHIP*RANGE+DWIN+top;
        lp[CHIP] = 1+idx*WD+k; rp[CHIP] = r+idx*WD;
        dp0[CHIP] = &d->SAD2[idx-8][DWIN+k/2];
        dp1[CHIP] = &d->SAD2[idx-7][DWIN+k/2];
        dp2[CHIP] = &d->SAD2[idx-6][DWIN+k/2];
        ;
        dpf[CHIP] = &d->SAD2[idx+7][DWIN+k/2];
    }
}
//EMAX5A begin wdifline mapdist=0
/*2*/for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*1*/for (INIT0=1,LOOP0=WD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
/*@0,1*/for (OP_ADD, &cofs, cof, EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL);
/*map0*/
/*@1,0*/exe(OP_ADD, &rofs1, lp[CHIP], EXP_H3210, cof, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@1,1*/exe(OP_ADD, &rofs2, rofs1, 0, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,0*/mop(OP_LDWR, 1, &r2, rofs1, 4, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,0*/mop(OP_LDWR, 1, &r3, rofs1, 8, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,1*/mop(OP_LDWR, 1, &r4, rofs1, 12, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,2*/mop(OP_LDWR, 1, &r5, rofs2, 0, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,2*/mop(OP_LDWR, 1, &r7, rofs2, 4, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,3*/mop(OP_LDWR, 1, &r8, rofs2, 8, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@2,3*/mop(OP_LDWR, 1, &r9, rofs2, 12, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,0*/exe(OP_MSAD, &r22, r2, EXP_H3210, r6, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@3,0*/mop(OP_LDWR, 1, &r12, rofs1, 16, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,0*/mop(OP_LDWR, 1, &r13, rofs1, 20, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,1*/exe(OP_MSAD, &r23, r3, EXP_H3210, r7, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@3,1*/mop(OP_LDWR, 1, &r14, rofs1, 24, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,1*/mop(OP_LDWR, 1, &r15, rofs1, 28, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,2*/exe(OP_MSAD, &r24, r4, EXP_H3210, r8, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@3,2*/mop(OP_LDWR, 1, &r16, rofs1, 16, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,2*/mop(OP_LDWR, 1, &r17, rofs2, 20, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,3*/exe(OP_MSAD, &r25, r5, EXP_H3210, r9, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@3,3*/mop(OP_LDWR, 1, &r18, rofs2, 24, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@3,3*/mop(OP_LDWR, 1, &r19, rofs2, 28, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,0*/exe(OP_MSAD, &r12, r22, EXP_H3210, r12, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@4,0*/mop(OP_LDWR, 1, &r2, rofs1, 32, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,0*/mop(OP_LDWR, 1, &r3, rofs1, 36, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,1*/exe(OP_MSAD, &r13, r23, EXP_H3210, r13, EXP_H3210, r17, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@4,1*/mop(OP_LDWR, 1, &r4, rofs1, 40, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,1*/mop(OP_LDWR, 1, &r5, rofs1, 44, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,2*/exe(OP_MSAD, &r14, r24, EXP_H3210, r14, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@4,2*/mop(OP_LDWR, 1, &r6, rofs2, 32, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,2*/mop(OP_LDWR, 1, &r7, rofs2, 36, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,3*/exe(OP_MSAD, &r15, r25, EXP_H3210, r15, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@4,3*/mop(OP_LDWR, 1, &r8, rofs2, 40, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@4,3*/mop(OP_LDWR, 1, &r9, rofs2, 44, MSK_DO, lp[CHIP], WD, 0, 0, (U11)NULL, WD);
/*@5,0*/exe(OP_MSAD, &r22, r12, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@5,1*/exe(OP_MSAD, &r23, r13, EXP_H3210, r3, EXP_H3210, r7, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@5,2*/exe(OP_MSAD, &r24, r14, EXP_H3210, r4, EXP_H3210, r8, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@5,3*/exe(OP_MSAD, &r25, r15, EXP_H3210, r5, EXP_H3210, r9, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@6,0*/exe(OP_MAUH3, &r31, r22, EXP_H3210, r23, EXP_H3210, r24, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@7,0*/exe(OP_MAUH3, &r1, r31, EXP_H3210, r28, EXP_H3210, 0, EXP_H3210, OP_SUMHL, OLL, OP_NOP, OLL);
/*@8,0*/mop(OP_LDWR, 1, &BR[8][0][1], dp0[CHIP], cof, MSK_DO, (U11)dp0[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@8,0*/mop(OP_STWR, 3, &AR[8][0], BR[8][0][1], EXP_H3210, r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*map1*/
/*@9,0*/mop(OP_LDWR, 1, &BR[9][0][1], dp1[CHIP], cof, MSK_DO, (U11)dp1[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@9,0*/exe(OP_ADD, &AR[9][0], BR[9][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@9,0*/mop(OP_STWR, 3, &AR[9][0], cof, dp1[CHIP], MSK_DO, (U11)dp1[CHIP], WD, 0, 1, (U11)NULL, WD);
/*map2*/
/*@10,0*/mop(OP_LDWR, 1, &BR[10][0][1], dp2[CHIP], cof, MSK_DO, (U11)dp2[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@10,0*/exe(OP_ADD, &AR[10][0], BR[10][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@10,0*/mop(OP_STWR, 3, &AR[10][0], cof, dp2[CHIP], MSK_DO, (U11)dp2[CHIP], WD, 0, 1, (U11)NULL, WD);
;
/*map9*/
/*@17,0*/mop(OP_LDWR, 1, &BR[17][0][1], dp9[CHIP], cof, MSK_DO, (U11)dp9[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@17,0*/exe(OP_ADD, &AR[17][0], BR[17][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@17,0*/mop(OP_STWR, 3, &AR[17][0], cof, dp9[CHIP], MSK_DO, (U11)dp9[CHIP], WD, 0, 1, (U11)NULL, WD);
/*map10*/
/*@18,0*/mop(OP_LDWR, 1, &BR[18][0][1], dp10[CHIP], cof, MSK_DO, (U11)dp10[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@18,0*/exe(OP_ADD, &AR[18][0], BR[18][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@18,0*/mop(OP_STWR, 3, &AR[18][0], cof, dp10[CHIP], MSK_DO, (U11)dp10[CHIP], WD, 0, 1, (U11)NULL, WD);
/*map11*/
/*@19,0*/mop(OP_LDWR, 1, &BR[19][0][1], dp19[CHIP], cof, MSK_DO, (U11)dp19[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@19,0*/exe(OP_ADD, &AR[19][0], BR[19][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@19,0*/mop(OP_STWR, 3, &AR[19][0], cof, dp19[CHIP], MSK_DO, (U11)dp19[CHIP], WD, 0, 1, (U11)NULL, WD);
/*map12*/
/*@20,0*/mop(OP_LDWR, 1, &BR[20][0][1], dp20[CHIP], cof, MSK_DO, (U11)dp20[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@20,0*/exe(OP_ADD, &AR[20][0], BR[20][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@20,0*/mop(OP_STWR, 3, &AR[20][0], cof, dp20[CHIP], MSK_DO, (U11)dp20[CHIP], WD, 0, 1, (U11)NULL, WD);
/*map13*/
/*@21,0*/mop(OP_LDWR, 1, &BR[21][0][1], dp21[CHIP], cof, MSK_DO, (U11)dp21[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@21,0*/exe(OP_ADD, &AR[21][0], BR[21][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@21,0*/mop(OP_STWR, 3, &AR[21][0], cof, dp21[CHIP], MSK_DO, (U11)dp21[CHIP], WD, 0, 1, (U11)NULL, WD);
/*map14*/
/*@22,0*/mop(OP_LDWR, 1, &BR[22][0][1], dp22[CHIP], cof, MSK_DO, (U11)dp22[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@22,0*/exe(OP_ADD, &AR[22][0], BR[22][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@22,0*/mop(OP_STWR, 3, &AR[22][0], cof, dp22[CHIP], MSK_DO, (U11)dp22[CHIP], WD, 0, 1, (U11)NULL, WD);
/*map15*/
/*@23,0*/mop(OP_LDWR, 1, &BR[23][0][1], dp23[CHIP], cof, MSK_DO, (U11)dp23[CHIP], WD, 0, 1, (U11)NULL, WD);
/*@23,0*/exe(OP_ADD, &AR[23][0], BR[23][0][1], EXP_H3210,r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
/*@23,0*/mop(OP_STWR, 3, &AR[23][0], cof, dp23[CHIP], MSK_DO, (U11)dp23[CHIP], WD, 0, 1, (U11)NULL, WD);
}
}
//EMAX5A end
}
//EMAX5A drain_dirty_lmm

```

filter+rmm-wdifline-emax6.obj

BR/row: max=15 min=2 ave=4 EA/row: max=8 min=0 ave=2 ARpass/row: max=0




Figure 3.37: Stereo with stencil

3.4 3D-floating-point

```
cent% make -f Makefile-csim.emax6+dma all clean
cent% ..../src/csim/csim -x stencil-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean
zynq% ./stencil-zynq.emax6+dma
```

3.4.1 Grapes with stencil




Figure.3.38: Grapes

This is a 19-point floating-point stencil calculation. Although array A does not have a stencil property, 12 rows are calculated by one burst operation to reduce the number of initial times (RMGRP = 12). Since array B is reusable, mapdist = 1.

```
grapes( float *c, float *a, float *b
    /*C3D[DPI][HTT][WD]*/
    /*GrA[XC][DPI][HTT][WD]*/
    /*B3D[DPI][HTT][WD]*/
#define NCHIP 1
#define RMGRP 12
#define OMAP 1
#define PAD 1
#define RRANGE ((HT-PAD*2)/NCHIP/OMAP)
U11 CHIP;
U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
int x, y, z;
int row, col, n;
U11 roofs, coofs, aofs, bofs, cofs;

#if !defined(EMAX5) && !defined(EMAX6)
for (z=PAD; z<WD-PAD; z++) {
    for (y=PAD; y<HT-PAD; y++) {
        for (x=PAD; x<WD-PAD; x++) {
            *(c+z*WDHT+y*WD+x) = *(b+(z-1)*WDHT+(y-1)*WD+x) * *(a+(MID-6)*WDHTDP+(z-1)*WDHT+(y-1)*WD+) /* braw00 */ /* a raw00 */
                + *(b+(z-1)*WDHT+(y )*WD+x-1) * *(a+(MID-5)*WDHTDP+(z-1)*WDHT+(y )*WD+x-1) /* braw01 */ /* a raw01 */
                + *(b+(z-1)*WDHT+(y )*WD+x) * *(a+(MID-4)*WDHTDP+(z-1)*WDHT+(y )*WD+x) /* braw01 */ /* a raw02 */
                + *(b+(z-1)*WDHT+(y )*WD+x+1) * *(a+(MID-5)*WDHTDP+(z-1)*WDHT+(y )*WD+x+1) /* braw01 */ /* a raw01 */
                + *(b+(z-1)*WDHT+(y+1)*WD+x) * *(a+(MID-3)*WDHTDP+(z-1)*WDHT+(y+1)*WD+x) /* braw02 */ /* a raw03 */
                + *(b+(z-1)*WDHT+(y+1)*WD+x-1) * *(a+(MID-2)*WDHTDP+(z )*WDHT+(y-1)*WD+x-1) /* braw03 */ /* a raw04 */
                + *(b+(z-1)*WDHT+(y-1)*WD+x-1) * *(a+(MID-1)*WDHTDP+(z )*WDHT+(y-1)*WD+x-) /* braw03 */ /* a raw05 */
                + *(b+(z-1)*WDHT+(y+1)*WD+x+1) * *(a+(MID+2)*WDHTDP+(z )*WDHT+(y+1)*WD+x-1) /* braw05 */ /* a raw08 */
                + *(b+(z-1)*WDHT+(y+1)*WD+x) * *(a+(MID+1)*WDHTDP+(z )*WDHT+(y+1)*WD+x) /* braw05 */ /* a raw07 */
                + *(b+(z-1)*WDHT+(y+1)*WD+x+1) * *(a+(MID+2)*WDHTDP+(z )*WDHT+(y+1)*WD+x+1) /* braw05 */ /* a raw08 */
                + *(b+(z+1)*WDHT+(y-1)*WD+x) * *(a+(MID+3)*WDHTDP+(z+1)*WDHT+(y-1)*WD+x) /* braw06 */ /* a raw09 */
                + *(b+(z+1)*WDHT+(y+1)*WD+x-1) * *(a+(MID+5)*WDHTDP+(z+1)*WDHT+(y )*WD+x-1) /* braw07 */ /* a raw0b */
                + *(b+(z+1)*WDHT+(y+1)*WD+x ) * *(a+(MID+4)*WDHTDP+(z+1)*WDHT+(y )*WD+x) /* braw07 */ /* a raw0a */
                + *(b+(z+1)*WDHT+(y+1)*WD+x+1) * *(a+(MID+6)*WDHTDP+(z+1)*WDHT+(y )*WD+x+1) /* braw07 */ /* a raw0b */
                + *(b+(z+1)*WDHT+(y+1)*WD+x) * *(a+(MID+6)*WDHTDP+(z+1)*WDHT+(y+1)*WD+x );/* braw08 */ /* a raw0c */
        }
    }
}
#endif
```

```

for (z=PAD; z<DP-PAD; z++) {
    for (y=0; y<RRANGE; y+=RMGRP) {
        U11 atop[NCHIP], btop[NCHIP], ctop[NCHIP];
        U11 arow0[NCHIP], arow01[NCHIP], arow02[NCHIP], arow03[NCHIP], arow04[NCHIP], arow05[NCHIP], arow06[NCHIP], arow07[NCHIP], arow08[NCHIP],
        arow09[NCHIP], arow0a[NCHIP], arow0b[NCHIP], arow0c[NCHIP];
        U11 brow0[NCHIP], brow01[NCHIP], brow02[NCHIP], brow03[NCHIP], brow04[NCHIP], brow05[NCHIP], brow06[NCHIP], brow07[NCHIP], brow08[NCHIP];
        U11 crow0[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
            atop[CHIP] = a + (z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y )*WD;
            btop[CHIP] = b + (z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y )*WD;
            ctop[CHIP] = c + (z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y )*WD;
            arow00[NCHIP] = a+(MID-6)*WDHTDP+(z-1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow01[NCHIP] = a+(MID-5)*WDHTDP+(z-1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow02[NCHIP] = a+(MID-4)*WDHTDP+(z-1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow03[NCHIP] = a+(MID-3)*WDHTDP+(z-1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow04[NCHIP] = a+(MID-2)*WDHTDP+(z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow05[NCHIP] = a+(MID-1)*WDHTDP+(z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow06[NCHIP] = a+(MID-0)*WDHTDP+(z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow07[NCHIP] = a+(MID+1)*WDHTDP+(z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow08[NCHIP] = a+(MID+2)*WDHTDP+(z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow09[NCHIP] = a+(MID+3)*WDHTDP+(z+1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow0a[NCHIP] = a+(MID+4)*WDHTDP+(z+1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow0b[NCHIP] = a+(MID+5)*WDHTDP+(z+1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            arow0c[NCHIP] = a+(MID+6)*WDHTDP+(z+1)*WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow00[NCHIP] = b + (z-1) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow01[NCHIP] = b + (z-1) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow02[NCHIP] = b + (z-1) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow03[NCHIP] = b + (z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow04[NCHIP] = b + (z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow05[NCHIP] = b + (z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow06[NCHIP] = b + (z+1) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow07[NCHIP] = b + (z+1) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            brow08[NCHIP] = b + (z+1) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
            crow0[NCHIP] = c + (z ) *WDHT+((CHIP*RRANGE+OMAP+RRANGE+0+PAD+y-1)*WD;
        }
    }
}

//EMAX5A begin grapes mapdist=1
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*2*/for (INIT1=1,LOOP1=RMGRP,roofs=WD*4; INIT1=0; LOOP1--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][1][0] */
/*1*/for (INIT0=1,LOOP0=WD*2+2,coefs=(PAD-1)*4; LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
    exe(OP_ADD, &coefs, INIT0?coefs:coefs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &roofs, roofs, EXP_H3210, INIT0?WD*4:0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD3, &aofs, atop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_ADD3, &bofs, btop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_ADD3, &cofs, ctop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
    /*map0*/
    mop(OP_LDWR, 1, &BR[2][0][1], bofs, (0 -WDHT-WD )*4, MSK_D0, brow00[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#2*/
    mop(OP_LDWR, 1, &BR[2][2][1], aofs, (0+WDHTDP*(MID-6)-WDHT-WD )*4, MSK_D0, arow00[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#2 */
    exe(OP_FML, &r0, EXP_H3210, BR[2][2][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#3 */
    mop(OP_LDWR, 1, &BR[3][0][1], bofs, (0 -WDHT )*4, MSK_D0, brow01[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#3*/
    mop(OP_LDWR, 1, &BR[3][3][0][1], bofs, (0 -WDHT+1)*4, MSK_D0, brow02[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#3*/
    mop(OP_LDWR, 1, &BR[3][3][1][1], bofs, (0 -WDHT )*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#3*/
    mop(OP_LDWR, 1, &BR[3][2][1], aofs, (0+WDHTDP*(MID-5)-WDHT )*4, MSK_D0, arow01[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#3 */
    mop(OP_LDWR, 1, &BR[3][2][0][1], aofs, (0+WDHTDP*(MID-5)-WDHT )*4, MSK_D0, arow01[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#3 */
    mop(OP_LDWR, 1, &BR[3][3][0][1], aofs, (0+WDHTDP*(MID-4)-WDHT )*4, MSK_D0, arow02[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#3 */
    exe(OP_FMA, &r1, r0, EXP_H3210, BR[3][0][1], EXP_H3210, BR[3][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#4 */
    exe(OP_FML, &r2, EXP_H3210, BR[3][0][0], EXP_H3210, BR[3][2][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#4 */
    exe(OP_FML, &r3, EXP_H3210, BR[3][1][0], EXP_H3210, BR[3][3][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#4 */
    mop(OP_LDWR, 1, &BR[4][0][1], bofs, (0 -WDHT+WD )*4, MSK_D0, brow00[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#4*/
    mop(OP_LDWR, 1, &BR[4][2][1], aofs, (0+WDHTDP*(MID-3)-WDHT+WD )*4, MSK_D0, arow03[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#4 */
    exe(OP_FMA, &r4, r1, EXP_H3210, BR[4][0][1], EXP_H3210, BR[4][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#5 */
    exe(OP_PAD, &r5, r2, EXP_H3210, r3, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#5 */
    /*stage#5*/
    mop(OP_LDWR, 1, &BR[6][0][1], bofs, (0 -WD-1)*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#6*/
    mop(OP_LDWR, 1, &BR[6][0][0], bofs, (0 -WD+1)*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#6*/
    mop(OP_LDWR, 1, &BR[6][1][1], bofs, (0 -WD )*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#6*/
    mop(OP_LDWR, 1, &BR[6][2][1], aofs, (0+WDHTDP*(MID-2)-WD-1)*4, MSK_D0, arow04[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#6 */
    mop(OP_LDWR, 1, &BR[6][2][0][1], aofs, (0+WDHTDP*(MID-2)-WD-1)*4, MSK_D0, arow04[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#6 */
    mop(OP_LDWR, 1, &BR[6][3][1], aofs, (0+WDHTDP*(MID-1)-WD )*4, MSK_D0, arow05[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#6 */
    exe(OP_FMA, &r6, r4, EXP_H3210, BR[6][0][1], EXP_H3210, BR[6][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#7 */
    exe(OP_FMA, &r7, EXP_H3210, BR[6][0][0], EXP_H3210, BR[6][2][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#7 */
    exe(OP_FML, &r8, EXP_H3210, BR[6][1][1], EXP_H3210, BR[6][3][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#7 */
    mop(OP_LDWR, 1, &BR[7][0][1], bofs, (0 -1)*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#7*/
    mop(OP_LDWR, 1, &BR[7][0][0], bofs, (0 +1)*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#7*/
    mop(OP_LDWR, 1, &BR[7][1][1], bofs, (0 )*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#7*/
    mop(OP_LDWR, 1, &BR[7][2][1], aofs, (0+WDHTDP*(MID )-1)*4, MSK_D0, arow06[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#7 */
    mop(OP_LDWR, 1, &BR[7][2][0][1], aofs, (0+WDHTDP*(MID )-1)*4, MSK_D0, arow06[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#7 */
    exe(OP_FMA, &r9, r7, EXP_H3210, BR[7][0][1], EXP_H3210, BR[7][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#8 */
    exe(OP_FMA, &r10, EXP_H3210, BR[7][0][0], EXP_H3210, BR[7][2][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#8 */
    exe(OP_FML, &r11, EXP_H3210, BR[7][1][1], EXP_H3210, BR[7][3][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#8 */
    mop(OP_LDWR, 1, &BR[8][0][1], bofs, (0 +1)*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#7*/
    mop(OP_LDWR, 1, &BR[8][0][0], bofs, (0 +1)*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#7*/
    mop(OP_LDWR, 1, &BR[8][1][1], bofs, (0 +WD )*4, MSK_D0, brow03[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#7*/
    mop(OP_LDWR, 1, &BR[8][2][1], aofs, (0+WDHTDP*(MID+2)-WD+1)*4, MSK_D0, arow07[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#8 */
    mop(OP_LDWR, 1, &BR[8][2][0][1], aofs, (0+WDHTDP*(MID+2)-WD+1)*4, MSK_D0, arow07[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#8 */
    mop(OP_LDWR, 1, &BR[8][3][1], aofs, (0+WDHTDP*(MID+1)-WD )*4, MSK_D0, arow08[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#8 */
    mop(OP_LDWR, 1, &BR[8][2][0], aofs, (0+WDHTDP*(MID+2)+WD+1)*4, MSK_D0, arow08[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#8 */
    mop(OP_LDWR, 1, &BR[8][3][0][1], aofs, (0+WDHTDP*(MID+2)+WD+1)*4, MSK_D0, arow08[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#8 */
    exe(OP_FMA, &r12, r9, EXP_H3210, BR[8][0][1], EXP_H3210, BR[8][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#9 */
    exe(OP_FMA, &r13, EXP_H3210, BR[8][0][0], EXP_H3210, BR[8][2][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#9 */
    exe(OP_FML, &r14, EXP_H3210, BR[8][1][1], EXP_H3210, BR[8][3][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#9 */
    mop(OP_LDWR, 1, &BR[10][0][1], bofs, (0 +WDHT-WD )*4, MSK_D0, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#10*/
    mop(OP_LDWR, 1, &BR[10][2][1], aofs, (0+WDHTDP*(MID+3)+WDHT-WD )*4, MSK_D0, arow09[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#10 */
    exe(OP_FMA, &r15, EXP_H3210, BR[10][0][1], EXP_H3210, BR[10][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#11 */
    exe(OP_FML, &r16, EXP_H3210, BR[10][0][0], EXP_H3210, BR[10][2][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#11 */
    exe(OP_FAD, &r17, EXP_H3210, r8, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#11 */
    mop(OP_LDWR, 1, &BR[11][0][1], bofs, (0 +WDHT )*4, MSK_D0, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#11*/
    mop(OP_LDWR, 1, &BR[11][0][0], bofs, (0 +WDHT+1)*4, MSK_D0, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#11*/
    mop(OP_LDWR, 1, &BR[11][1][1], bofs, (0 +WDHT )*4, MSK_D0, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#11*/
    mop(OP_LDWR, 1, &BR[11][2][1], aofs, (0+WDHTDP*(MID+5)-WDHT-1)*4, MSK_D0, arow08[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#11 */
    mop(OP_LDWR, 1, &BR[11][2][0][1], aofs, (0+WDHTDP*(MID+5)-WDHT-1)*4, MSK_D0, arow08[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#11 */
    mop(OP_LDWR, 1, &BR[11][3][1], aofs, (0+WDHTDP*(MID+4)+WDHT )*4, MSK_D0, arow08[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#11 */
    exe(OP_FML, &r18, EXP_H3210, BR[11][0][1], EXP_H3210, BR[11][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#12 */
    exe(OP_FML, &r19, EXP_H3210, BR[11][0][0], EXP_H3210, BR[11][2][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#12 */
    mop(OP_LDWR, 1, &BR[12][0][1], aofs, (0 +WDHT+WD )*4, MSK_D0, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#12*/
    mop(OP_LDWR, 1, &BR[12][0][0], aofs, (0 +WDHT+1)*4, MSK_D0, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, (U11)NULL, WD*(RMGRP+PAD*2));/*st#12*/
    exe(OP_FMA, &r20, EXP_H3210, BR[12][0][1], EXP_H3210, BR[12][2][1], EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#13 */
    exe(OP_FAD, &r21, EXP_H3210, r9, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#13 */
    exe(OP_FML, &r22, EXP_H3210, r6, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#14 */
    mop(OP_STWR, 3, &r7, cofs, (0 )*4, MSK_D0, crow0[CHIP], WD*RMGRP, 0, 0, (U11)NULL, WD*RMGRP);/* stage#14*/
}
}
}

//EMAX5A end
}
}

//EMAX5A drain_dirty_lmm
}

```

stencil+rmm-grapes-emax6.obj

BR/row: max=12 min=3 ave=6 EA/row: max=6 min=0 ave=2 ARpass/row: max=0




Figure.3.39: Grapes

3.4.2 Jacobi with stencil




Figure 3.40: Jacobi

Here is a 7-point floating-point stencil calculation. Calculate 24 rows by one burst operation (RMGRP = 24). Although it is a stencil calculation, mapdist = 0 because it calculates 24 lines at a time.

```

jacobi( float *c, float *b )
/*C3D[D][HT][WD]*/
/*B3D[D][HT][WD]*/
#undef NCHIP
#undef RMGRP
#undef OMAP
#undef PAD
#undef RRANGE
#define NCHIP 1
#define RMGRP 24
#define OMAP 1
#define PAD 1
#define RRANGE ((HT-PAD*2)/NCHIP/OMAP)
U11 CHIP;
U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
int x, y, z;
int row, col, n;
U11 roofs, coofs, aofs, bofs, cofs;
union {float f; int i;} C1, C2;
C1.f = 0.2;
C2.f = 0.3;
U11 I1 = C1.i;
U11 I2 = C2.i;
U11

#if !defined(EMAX5) && !defined(EMAX6)
for (z=PAD; z<DP-PAD; z++) {
    for (y=PAD; y<HT-PAD; y++) {
        for (x=PAD; x<WD-PAD; x++) {
            *(c+z*WDHT+y*WD+x) = C2.f * (*((b+(z-1)*WDHT+(y )*WD+x )
                *((c+z*WDHT+(y-1)*WD+x )
                +*((b+(z )*WDHT+(y-1)*WD+x )
                +*((b+(z )*WDHT+(y )*WD+x-1)
                +*((b+(z )*WDHT+(y )*WD+x+1)
                +*((b+(z )*WDHT+(y+1)*WD+x )
                +*((b+(z+1)*WDHT+(y )*WD+x ))+
            C1.f * *((b+(z )*WDHT+(y )*WD+x );
        }
    }
}
#endif

```

```

for (z=PAD; z<DP-PAD; z++) {
    for (y=0; y<RRANGE; y+=RMGRP) {
        U11 btop[NCHIP], ctop[NCHIP];
        U11 brow00[NCHIP], brow01[NCHIP], brow02[NCHIP], brow03[NCHIP], brow04[NCHIP];
        U11 crow0[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
            btop[CHIP] = b + (z )*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y )*WD;
            ctop[CHIP] = c + (z )*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y )*WD;
            brow00[CHIP] = b + (z-1)*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y )*WD;
            brow01[CHIP] = b + (z+1)*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y )*WD;
            brow02[CHIP] = b + (z )*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y-1)*WD;
            brow03[CHIP] = b + (z )*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y )*WD/* not used for RMGRP>1 */;
            brow04[CHIP] = b + (z )*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y+1)*WD/* not used for RMGRP>1 */;
            crow0[CHIP] = c + (z )*WDHT+(CHIP*RRANGE*OMAP+RRANGE*O+PAD+y )*WD;
        }
    }
}

//EMAXSA begin jacobi mapdist=0 /* 7 PAD>0 の場合, PLOAD と LOAD 領域が一部重複. load 中の LMM にも PLOAD を取り込むために渋滞が発生する */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/* 2*for (INIT1=1, LOOP1=RMGRP, roofs=0-WD*4; LOOP1--; INIT1=0) { /* stage#0 /* mapped to FOR() on BR[63][1][0] */
/* 1*for (INIT0=1, LOOP0=WD-PAD*2, coofs=(PAD-1)*4; LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
    exe(OP_ADD, &coofs, INIT0?coofs:coofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &roofs, roofs, EXP_H3210, INIT0?WD*4:0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADDS, &bofs, btop[CHIP], EXP_H3210, roofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_ADDS, &bofs, ctop[CHIP], EXP_H3210, roofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
/* /map0*/
    mop(OP_LDWR, 1, &BR[2][0][1], bofs, (O -WDHT )*4, MSK_DO, brow00[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#2 */
    mop(OP_LDWR, 1, &BR[2][2][1], bofs, (O +WDHT )*4, MSK_DO, brow01[CHIP], WD*RMGRP, 0, 0, CHIP/*NULL, WD*RMGRP); /* stage#2 */
    exe(OP_FAD, kr0, BR[2][0][1], EXP_H3210, BR[2][2][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    mop(OP_LDWR, 1, &BR[3][0][1], bofs, (O -WD )*4, MSK_DO, brow02[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#3 */
    exe(OP_FAD, kr1, r0, EXP_H3210, BR[3][0][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    mop(OP_LDWR, 1, &BR[4][0][1], bofs, (O -1)*4, MSK_DO, brow02[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#4 */
    mop(OP_LDWR, 1, &BR[4][1][1], bofs, (O +1)*4, MSK_DO, brow02[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#4 */
    mop(OP_LDWR, 1, &BR[4][2][1], bofs, (O +1)*4, MSK_DO, brow02[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#4 */
    exe(OP_FAD, kr2, r1, EXP_H3210, BR[4][0][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
    exe(OP_FML, kr3, II, EXP_H3210, BR[4][1][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
    mop(OP_LDWR, 1, &BR[5][0][1], bofs, (O +WD )*4, MSK_DO, brow02[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
    exe(OP_FAD, kr4, r2, EXP_H3210, BR[5][0][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
    exe(OP_FAD, kr5, r4, EXP_H3210, BR[4][2][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
    exe(OP_FMA, kr6, r3, EXP_H3210, r5, EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
    mop(OP_STWR, 3, kr6, coefs, (O +4, MSK_DO, crow0[CHIP], WD*RMGRP, 0, 0, /NULL, WD*RMGRP); /* stage#8 */
}
}

//EMAXSA end
}
//EMAXSA drain_dirty_lmm
}

```

stencil+rmm-jacobi-emax6.obj

BR/row: max=7 min=2 ave=4 EA/row: max=3 min=0 ave=0 ARpass/row: max=0




Figure.3.41: Jacobi

3.4.3 Fd6 with stencil




Figure.3.42: Fd6

Here is a 19-point floating-point stencil calculation of degree 3. Calculate 24 rows by one burst operation (RMGRP = 24). Although it is a stencil calculation, mapdist = 0 because it calculates 24 lines at a time.

```

fd6( float *c, float *b )
/*C3D[DPI][HT][WD]*/
/*B3D[DPI][HT][WD]*/
#define NCHIP 1
#define RMGRP 24
#define OMAP 1
#define PAD 3
#define RRANGE ((HT-PAD*2)/NCHIP/OMAP)
U11 CHIP;
U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
int x, y, z;
int row, col, n;
U11 roofs, coofs, aofs, bofs, cofs;
union {float f; int i;} C1, C2, C3, C4;
C1.f = 0.1;
C2.f = 0.2;
C3.f = 0.4;
C4.f = 0.8;
U11 I1 = C1.i;
U11 I2 = C2.i;
U11 I3 = C3.i;
U11 I4 = C4.i;

#if !defined(EMAX6) && !defined(EMAX6)
for (z=PAD; z<DP-PAD; z++) {
    for (y=PAD; y<HT-PAD; y++) {
        for (x=PAD; x<WD-PAD; x++) {
            *(c+z*WDHT+y*WD+x) =
                C4.f *(*b+((z-3)*WDHT)+(y )*WD+x )
                + *b+((z )*WDHT)+(y-3)*WD+x )
                + *b+((z )*WDHT)+(y )*WD+x-3)
                + *b+((z )*WDHT)+(y )*WD+x+3)
                + *b+((z )*WDHT)+(y+3)*WD+x )
                + *b+((z+3)*WDHT)+(y )*WD+x )
                + *b+((z+2)*WDHT)+(y )*WD+x )
                + C3.f *(*b+((z-2)*WDHT)+(y )*WD+x )
                + *b+((z )*WDHT)+(y-2)*WD+x )
                + *b+((z )*WDHT)+(y )*WD+x-2)
                + *b+((z )*WDHT)+(y )*WD+x+2)
                + *b+((z )*WDHT)+(y+2)*WD+x )
                + *(b+((z+2)*WDHT)+(y )*WD+x ))
                + *(b+((z+1)*WDHT)+(y )*WD+x ))
                + C2.f *(*b+((z-1)*WDHT)+(y )*WD+x )
                + *b+((z )*WDHT)+(y-1)*WD+x )
                + *b+((z )*WDHT)+(y )*WD+x-1)
                + *b+((z )*WDHT)+(y )*WD+x+1)
                + *b+((z )*WDHT)+(y+1)*WD+x )
                + *(b+((z+1)*WDHT)+(y )*WD+x ))
                + C1.f * *b+((z )*WDHT)+(y )*WD+x );
        }
    }
#endif

```

```

for (z=PAD; z<DP-PAD; z++) {
    for (y=0; y<RRANGE; y+=RMGRP) {
        U11 btop[NCHIP], ctop[NCHIP];
        U11 brow00[NCHIP], brow01[NCHIP], brow02[NCHIP], brow03[NCHIP], brow04[NCHIP], brow05[NCHIP], brow06[NCHIP];
        U11 brow07[NCHIP], brow08[NCHIP], brow09[NCHIP], brow0a[NCHIP], brow0b[NCHIP], brow0c[NCHIP];
        U11 crow0[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
            btop[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            ctop[CHIP] = c + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            brow00[CHIP] = b + (z-3) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            brow01[CHIP] = b + (z-2) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            brow02[CHIP] = b + (z-1) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            brow03[CHIP] = b + (z+1) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            brow04[CHIP] = b + (z+2) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            brow05[CHIP] = b + (z+3) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
            brow06[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y-3)*WD;
            brow07[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y-2)*WD; /* not used for RMGRP>1 */
            brow08[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y-1)*WD; /* not used for RMGRP>1 */
            brow09[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD; /* not used for RMGRP>1 */
            brow0a[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y-1)*WD; /* not used for RMGRP>1 */
            brow0b[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y-2)*WD; /* not used for RMGRP>1 */
            brow0c[CHIP] = b + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y-3)*WD; /* not used for RMGRP>1 */
            crow0[CHIP] = c + (z ) *WDHT+(CHIP*RRANGE+OMAP+RANGE+0+PAD+y )*WD;
        }
    }
}

//EMAX5A begin fd6 mapdist=0 /* 11 */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    /*2*/for (INIT1=1,LOOP1=RMGRP,roofs=0-WD*4; LOOP1--; INIT1=0) /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
    /*1*/for (INIT0=1,LOOP0=WD-PAD*2,coofs=(PAD-1)*4; LOOP0--; INIT0=0) /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &coofs, INIT0?coofs:coefs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD, &roofs, roofs, EXP_H3210, INIT0?WD*4:0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD3, &bofs, btop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
        exe(OP_ADD3, &cofs, ctop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
        /*map0*/
        mop(OP_LDWR, 1, &BR[2][0][1], bofs, (0 -WDHT*3 )*4, MSK_DO, brow00[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#2 */
        mop(OP_LDWR, 1, &BR[2][2][1], bofs, (0 +WDHT*3 )*4, MSK_DO, brow05[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#2 */
        exe(OP_FAD, kr3, BR[2][0][1], EXP_H3210, BR[2][2][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
        mop(OP_LDWR, 1, &BR[3][0][1], bofs, (0 -WDHT*2 )*4, MSK_DO, brow01[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#3 */
        mop(OP_LDWR, 1, &BR[3][2][1], bofs, (0 +WDHT*2 )*4, MSK_DO, brow04[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#3 */
        exe(OP_FAD, kr2, BR[3][0][1], EXP_H3210, BR[3][2][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][0][1], bofs, (0 -WDHT*1 )*4, MSK_DO, brow02[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][2][1], bofs, (0 +WDHT*1 )*4, MSK_DO, brow03[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#4 */
        exe(OP_FAD, kr1, BR[4][0][1], EXP_H3210, BR[4][2][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][0][1], bofs, (0 -WD*3 )*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][0][0], bofs, (0 +WD*3 )*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][1][1], bofs, (0 -3)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][1][0], bofs, (0 +3)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
        exe(OP_FAD, kr13, BR[5][0][1], EXP_H3210, BR[5][0][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
        exe(OP_FAD, kr13, BR[5][1][1], EXP_H3210, BR[5][1][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
        mop(OP_LDWR, 1, &BR[6][0][1], bofs, (0 +WD*2)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#6 */
        mop(OP_LDWR, 1, &BR[6][0][0], bofs, (0 -WD*2)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#6 */
        mop(OP_LDWR, 1, &BR[6][1][1], bofs, (0 -2)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#6 */
        mop(OP_LDWR, 1, &BR[6][1][0], bofs, (0 +2)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#6 */
        exe(OP_FAD, kr12, BR[6][0][1], EXP_H3210, BR[6][0][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
        exe(OP_FAD, kr22, BR[6][1][1], EXP_H3210, BR[6][1][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
        exe(OP_FAD, kr23, r13, EXP_H3210, r23, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
        mop(OP_LDWR, 1, &BR[7][0][1], bofs, (0 +WD*1)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#7 */
        mop(OP_LDWR, 1, &BR[7][0][0], bofs, (0 -WD*1)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#7 */
        mop(OP_LDWR, 1, &BR[7][1][1], bofs, (0 -1)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#7 */
        mop(OP_LDWR, 1, &BR[7][1][0], bofs, (0 +1)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#7 */
        exe(OP_FAD, kr11, BR[7][0][1], EXP_H3210, BR[7][0][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        exe(OP_FAD, kr21, BR[7][1][1], EXP_H3210, BR[7][1][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        exe(OP_FAD, kr22, r12, EXP_H3210, r22, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        exe(OP_FAD, kr3, r23, EXP_H3210, r3, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        mop(OP_LDWR, 1, &BR[8][0][1], bofs, (0 +4)*4, MSK_DO, brow06[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#8 */
        exe(OP_FAD, kr10, BR[8][0][1], EXP_H3210, I1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
        exe(OP_FAD, kr21, r11, EXP_H3210, r21, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
        exe(OP_FAD, kr2, r22, EXP_H3210, r2, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
        exe(OP_FMA, kr13, r10, EXP_H3210, r3, EXP_H3210, I4, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
        exe(OP_FAD, kr1, r21, EXP_H3210, r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
        exe(OP_FMA, kr12, r13, EXP_H3210, r2, EXP_H3210, I3, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
        exe(OP_FMA, kr11, r12, EXP_H3210, r1, EXP_H3210, I2, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#12 */
        mop(OP_STWR, 3, kr11, coefs, (0 +4)*4, MSK_DO, crow0[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#12 */
    }
}
}

//EMAX5A end
}

//EMAX5A drain_dirty_lmm
}

```

stencil+rmm-fd6-emax6.obj

BR/row: max=12 min=2 ave=6 EA/row: max=4 min=0 ave=1 ARpass/row: max=0




Figure.3.43: Fd6

3.4.4 Resid with stencil




Figure.3.44: Resid

Here is a 27-point floating-point stencil calculation. Calculate 24 rows by one burst operation (RMGRP = 24). Although it is a stencil calculation, mapdist = 0 because it calculates 24 lines at a time.

```

resid( float *d, float *b, float *c )
/*D3D[DP] [HT] [WD]*/
/*B3D[DP] [HT] [WD]*/
/*C3D[DP] [HT] [WD]*/
#define NCHIP      1
#define RMGRP     24
#define OMAP       1
#define PAD        1
#define BRANGE    ((HT-PAD*2)/NCHIP/OMAP)
U11 CHIP;
U11 LOOP1, LOOPO;
U11 INIT1, INIT0;
U11 AR[64][4];           /* output of EX      in each unit */
U11 BR[64][4];           /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, cc1, cc2, cc3, ex0, ex1;
int x, y, z;
int row, col, n;
U11 roofs, coofs, bofs, cofs, dofs;
union {float f; int i;} A0, A1, A2, A3;
A0.f = -0.1; A1.f = -0.2; A2.f = -0.3; A3.f = -0.4;
U11 IO = A0.i; U11 I1 = A1.i; U11 I2 = A2.i; U11 I3 = A3.i;

#if !defined(EMAX5) && !defined(EMAX6)
for (z=PAD; <DP-PAD; z++) {
  for (y=PAD; y<HT-PAD; y++) {
    for (x=PAD; x<WD-PAD; x++) {
      *(d+z*WDHT+y*WD+x) = *(c+z*WDHT+y*WD+x)
        + A0.f * *(b+(z )*WDHT+(y )*WD+x )
        + A1.f * *(b+(z-1)*WDHT+(y )*WD+x )
        + *(b+(z )*WDHT+(y-1)*WD+x )
        + *(b+(z )*WDHT+(y )*WD+x-1)
        + *(b+(z )*WDHT+(y+1)*WD+x )
        + *(b+(z+1)*WDHT+(y )*WD+x+1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x )
        + *(b+(z+1)*WDHT+(y )*WD+x-1)
        + A2.f * *(b+(z-1)*WDHT+(y-1)*WD+x )
        + *(b+(z-1)*WDHT+(y )*WD+x-1)
        + *(b+(z-1)*WDHT+(y )*WD+x+1)
        + *(b+(z-1)*WDHT+(y+1)*WD+x )
        + *(b+(z-1)*WDHT+(y+1)*WD+x-1)
        + *(b+(z+1)*WDHT+(y-1)*WD+x )
        + *(b+(z+1)*WDHT+(y+1)*WD+x )
        + *(b+(z+1)*WDHT+(y+1)*WD+x-1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x+1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x+1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x+1)
        + A3.f * *(b+(z-1)*WDHT+(y-1)*WD+x-1)
        + *(b+(z-1)*WDHT+(y-1)*WD+x+1)
        + *(b+(z-1)*WDHT+(y+1)*WD+x-1)
        + *(b+(z-1)*WDHT+(y+1)*WD+x+1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x-1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x+1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x-1)
        + *(b+(z+1)*WDHT+(y+1)*WD+x+1));
    }
  }
}
#endif

```

```

for (z=PAD; z<DP-PAD; z++) {
    for (y=0; y<RRANGE; y+=RMGRP) {
        U11 btop[NCHIP], ctop[NCHIP], dtop[NCHIP];
        U11 brow0[NCHIP], brow1[NCHIP], brow02[NCHIP], brow03[NCHIP], brow05[NCHIP], brow06[NCHIP], brow07[NCHIP], brow08[NCHIP];
        U11 crow0[NCHIP];
        U11 drow0[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
            btop[CHIP] = b + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD;
            ctop[CHIP] = c + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD;
            dtop[CHIP] = d + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD;
            brow00[NCHIP] = b + (z-1 ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y-1 )*WD;
            brow01[NCHIP] = b + (z-1 ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD; /* not used for RMGRP>1 */
            brow02[NCHIP] = b + (z-1 ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y-1 )*WD; /* not used for RMGRP>1 */
            brow03[NCHIP] = b + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y-1 )*WD;
            brow04[NCHIP] = b + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD; /* not used for RMGRP>1 */
            brow05[NCHIP] = b + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y-1 )*WD; /* not used for RMGRP>1 */
            brow06[NCHIP] = b + (z+1 ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y-1 )*WD;
            brow07[NCHIP] = b + (z+1 ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD; /* not used for RMGRP>1 */
            brow08[NCHIP] = b + (z+1 ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y-1 )*WD; /* not used for RMGRP>1 */
            crow0[NCHIP] = c + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD;
            drow0[NCHIP] = d + (z ) *WDHT+(CHIP*RANGE*OMAP+RRANGE*O+PAD+y )*WD;
        }
    }
}

//EMAX5A begin resid mapdist=0 /* 12 */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*2*/for (INITI=1,LOOP0=RMGRP,roofs=0-WD*4; INITI<0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
/*1*/for (INITI=0,LOOP0=WD-PAD+2,coefs=(PAD-1)*4; LOOP0--; INITI=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
    exec(OP_ADD, &coefs, INITI?coefs, EXP_H3210, OP_4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL); /* stage#0 */
    exec(OP_ADD, &roofs, roofs, EXP_H3210, INITI?WD*4:0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL); /* stage#0 */
    exec(OP_ADDS, &btop, btop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL); /* stage#1 */
    exec(OP_ADDS, &cofs, ctop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL); /* stage#1 */
    exec(OP_ADDS, &dofs, dtop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL); /* stage#1 */
/*map0*/
mop(OP_LDWR, 1, &BR[2][0][1], bofs, (0 -WDHT-WD-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#2 */
mop(OP_LDWR, 1, &BR[2][0][0], bofs, (0 -WDHT-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#2 */
mop(OP_LDWR, 1, &BR[2][1][1], bofs, (0 -WDHT-WD-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#2 */
exec(OP_FML, &r0, BR[2][0][1], EXP_H3210, I3, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exec(OP_FML, &r1, BR[2][0][0], EXP_H3210, I2, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exec(OP_FML, &r2, BR[2][1][1], EXP_H3210, I3, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exec(OP_FML, &r3, r0, EXP_H3210, BR[3][0][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
exec(OP_FML, &r4, r1, EXP_H3210, BR[3][0][0], EXP_H3210, I1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
exec(OP_FML, &r5, r2, EXP_H3210, BR[3][1][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
mop(OP_LDWR, 1, &BR[3][0][1], bofs, (0 -WDHT-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][0], bofs, (0 -WDHT-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#3 */
mop(OP_LDWR, 1, &BR[3][1][1], bofs, (0 -WDHT-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#3 */
exec(OP_FMA, &r6, r3, EXP_H3210, BR[4][0][1], EXP_H3210, I3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
exec(OP_FMA, &r7, r4, EXP_H3210, BR[4][0][0], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
exec(OP_FMA, &r8, r5, EXP_H3210, BR[4][1][1], EXP_H3210, I3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
mop(OP_LDWR, 1, &BR[5][0][1], bofs, (0 -WD-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
mop(OP_LDWR, 1, &BR[5][0][0], bofs, (0 -WD)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
mop(OP_LDWR, 1, &BR[5][1][1], bofs, (0 -WD-1)*4, MSK_DO, brow00[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
exec(OP_FMA, &r0, r6, EXP_H3210, BR[5][0][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
exec(OP_FMA, &r1, r7, EXP_H3210, BR[5][0][0], EXP_H3210, I1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
exec(OP_FMA, &r2, r8, EXP_H3210, BR[5][1][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][1], bofs, (0 -1)*4, MSK_DO, brow03[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][0], bofs, (0 -WD-1)*4, MSK_DO, brow03[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][1][1], bofs, (0 -1)*4, MSK_DO, brow03[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#6 */
exec(OP_FMA, &r3, r0, EXP_H3210, BR[6][0][1], EXP_H3210, I1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exec(OP_FMA, &r4, r1, EXP_H3210, BR[6][0][0], EXP_H3210, I0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exec(OP_FMA, &r5, r2, EXP_H3210, BR[6][1][1], EXP_H3210, I1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][1], bofs, (0 +WD-1)*4, MSK_DO, brow03[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][0], bofs, (0 +WD-1)*4, MSK_DO, brow03[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#7 */
mop(OP_LDWR, 1, &BR[7][1][1], bofs, (0 +WD-1)*4, MSK_DO, brow03[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#7 */
exec(OP_FMA, &r6, r3, EXP_H3210, BR[7][0][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
exec(OP_FMA, &r7, r4, EXP_H3210, BR[7][0][0], EXP_H3210, I1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
exec(OP_FMA, &r8, r5, EXP_H3210, BR[7][1][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
mop(OP_LDWR, 1, &BR[8][0][1], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#9 */
mop(OP_LDWR, 1, &BR[8][0][0], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#9 */
mop(OP_LDWR, 1, &BR[8][1][1], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#9 */
exec(OP_FMA, &r9, r0, EXP_H3210, BR[8][0][1], EXP_H3210, I3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exec(OP_FMA, &r10, r1, EXP_H3210, BR[8][0][0], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exec(OP_FMA, &r11, r2, EXP_H3210, BR[8][1][1], EXP_H3210, I3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
mop(OP_LDWR, 1, &BR[9][0][1], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#9 */
mop(OP_LDWR, 1, &BR[9][0][0], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#9 */
mop(OP_LDWR, 1, &BR[9][1][1], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#9 */
exec(OP_FMA, &r12, r3, EXP_H3210, BR[9][0][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exec(OP_FMA, &r13, r4, EXP_H3210, BR[9][0][0], EXP_H3210, I1, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exec(OP_FMA, &r14, r5, EXP_H3210, BR[9][1][1], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
mop(OP_LDWR, 1, &BR[10][0][1], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#10 */
mop(OP_LDWR, 1, &BR[10][0][0], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#10 */
mop(OP_LDWR, 1, &BR[10][1][1], bofs, (0 +WDHT-1)*4, MSK_DO, brow06[NCHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#10 */
exec(OP_FMA, &r15, r6, EXP_H3210, BR[10][0][1], EXP_H3210, I3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
exec(OP_FMA, &r16, r7, EXP_H3210, BR[10][0][0], EXP_H3210, I2, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
exec(OP_FMA, &r17, r8, EXP_H3210, BR[10][1][1], EXP_H3210, I3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
mop(OP_LDWR, 1, &BR[11][0][1], bofs, (0 +WDHT-1)*4, MSK_DO, drow0[NCHIP], WD+RMGRP, 0, 0, NULL, WD+RMGRP); /* stage#11 */
exec(OP_FAD, &r1, r6, EXP_H3210, BR[11][0][1], EXP_H3210, I0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#12 */
exec(OP_FAD, &r2, r7, EXP_H3210, r8, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#12 */
exec(OP_FAD, &r0, r1, EXP_H3210, r2, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13 */
mop(OP_STWR, 3, &r0, dofs, (0 )*4, MSK_DO, drow0[NCHIP], WD+RMGRP, 0, 0, NULL, WD+RMGRP); /* stage#13 */
}
}

//EMAX5A end
}

//EMAX5A drain_dirty_lmm
}

```

stencil+rmm-resid-emax6.obj

BR/row: max=11 min=3 ave=7 EA/row: max=3 min=0 ave=2 ARpass/row: max=0




Figure.3.45: Resid

3.4.5 Wave2d with stencil




Figure.3.46: Wave2d

Here is a 5-point floating-point stencil calculation. Calculate 24 rows by one burst operation (RMGRP = 24). Although it is a stencil calculation, mapdist = 0 because it calculates 24 lines at a time. Performance can be improved by PLOAD using unused stages. However, if PAD > 1, the AXI transaction for PLOAD also hits the LOAD target LMM because the areas of the LOAD target LMM and the PLOAD target LMM partially overlap. AXI is waited in the load cycle, and AXI may be congested.

```

wave2d( float *z2, float *z0, float *z1 )
/*WZ2[HT][WD]*/
/*WZ0[HT][WD]*/
/*WZ1[HT][WD]*/
#define NCHIP 1
#define RMGRP 24
#define OMAP 1
#define PAD 1
#define RRANGE ((HT-PAD*2)/NCHIP/OMAP)
U11 CHIP;
U11 LOOP1, LOOPO;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, cc1, cc2, cc3, ex0, ex1;
int x, y, z;
int row, col, n;
U11 roofs, coofs, z0ofs, z1ofs, z2ofs;
union {float f; int i;} C1, C2, C3, C4;
C1.f = 2.00;
C2.f = -1.00;
C3.f = 0.25;
C4.f = -4.00;
U11 I1 = C1.i;
U11 I2 = C2.i;
U11 I3 = C3.i;
U11 I4 = C4.i;

#if !defined(EMAX5) && !defined(EMAX6)
for (y=PAD; y<HT-PAD; y++) {
    for (x=PAD; x<WD-PAD; x++) {
        *(z2+y*WD+x) = C1.f * *(z1+y*WD+x)
                      + C2.f * *(z0+y*WD+x)
                      + C3.f * *(z1+(y+1)*WD+x)
                      + *(z1+(y-1)*WD+x)
                      + *(z1+(y )*WD+x-1)
                      + *(z1+(y )*WD+x+1) + C4.f * *(z1+y*WD+x);
    }
}
#endif

```

```

for (y=0; y<RRANGE; y+=RMGRP) {
    U11 z0top[NCHIP], z1top[NCHIP], z2top[NCHIP];
    U11 z1row0[NCHIP];
    U11 z1row00[NCHIP], z1row01[NCHIP], z1row02[NCHIP];
    U11 z2row0[NCHIP];
    for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
        z0top[CHIP] = z0           + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y) *WD;
        z1top[CHIP] = z1           + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y) *WD;
        z2top[CHIP] = z2           + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y) *WD;
        z1row0[CHIP] = z0           + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y) *WD;
        z1row00[CHIP] = z1          + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y-1)*WD;
        z1row01[CHIP] = z1          + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y) */* not used for RMGRP>1 */;
        z1row02[CHIP] = z1          + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y-1)*WD; /* not used for RMGRP>1 */;
        z2row0[CHIP] = z2           + (CHIP*RRANGE*OMAP+RRANGE*0+PAD+y) *WD;
    }
}

//EMAX5A begin wave2d mapdist=0 /* 8 */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    /*+2*/for (INITI=1,LOOP1=RMGRP,roofs=0-WD*4; LOOP1--; INITI=0) { /* stage#0 /* mapped to FOR() on BR[63][1][0] */
        /*+1*/for (INITI=0,LOOP0=WD-PAD*2,coofs=(PAD-1)*4; LOOP0--; INITI=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &coofs, INITI?coofs:coofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000000ffffffffffL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &roofs, roofs, EXP_H3210, INITI?WD*4:0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000000ffffffffffL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD3, &z2ofs, z0top[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x0000000ffffffffffL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3, &z1ofs, z1top[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x0000000ffffffffffL, OP_NOP, OLL); /* stage#1 */
            /*map0*/
            mop(OP_LDWR, 1, &BR[2][0][1], z0ofs, (0           )*4, MSK_D0, z1row0[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#2 */
            exe(OP_FML, &r0, BR[2][0][1], EXP_H3210, I2,      EXP_H3210, 0,           EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
            mop(OP_LDWR, 1, &BR[3][0][1], z1ofs, (0           -WD )*4, MSK_D0, z1row00[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#3 */
            mop(OP_LDWR, 1, &BR[4][0][1], z1ofs, (0           -1)*4, MSK_D0, z1row00[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#4 */
            mop(OP_LDWR, 1, &BR[4][0][0], z1ofs, (0           )*4, MSK_D0, z1row00[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#4 */
            mop(OP_LDWR, 1, &BR[4][1][1], z1ofs, (0           +1)*4, MSK_D0, z1row00[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#4 */
            exe(OP_FAD, &r1, BR[3][0][1], EXP_H3210, BR[4][0][1], EXP_H3210, 0,           EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
            mop(OP_LDWR, 1, &BR[5][0][1], z1ofs, (0           +WD )*4, MSK_D0, z1row00[CHIP], WD*(RMGRP+PAD*2), 0, 0, NULL, WD*(RMGRP+PAD*2)); /* stage#5 */
            exe(OP_FMA, &r2, r1, EXP_H3210, BR[4][0][0], EXP_H3210, I4,           EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
            exe(OP_FAD, &r3, BR[4][1][1], EXP_H3210, BR[5][0][1], EXP_H3210, 0,           EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
            exe(OP_FAD, &r4, r2, EXP_H3210, r3,           EXP_H3210, 0,           EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
            exe(OP_FMA, &r5, r0, EXP_H3210, r4,           EXP_H3210, I3,           EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
            exe(OP_FMA, &r6, r5, EXP_H3210, BR[4][0][0], EXP_H3210, I1,           EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
            mop(OP_STWR, 3, &r6, z2ofs, (0           )*4, MSK_D0, z2row0[CHIP], WD*RMGRP, 0, 0, NULL, WD*RMGRP); /* stage#9 */
        }
    }
}
//EMAX5A end
}
//EMAX5A drain_dirty_lmm

```

stencil+rmm-wave2d-emax6.obj

BR/row: max=7 min=3 ave=4 EA/row: max=3 min=0 ave=0 ARpass/row: max=0




Figure.3.47: Wave2d

3.5 Practical kernel

3.5.1 3x3 Convolution

```
cent% make -f Makefile-csim.emax6+dma cnn-csim.emax6+dma clean
cent% ../../src/csim/csim -x cnn-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma cnn-zynq.emax6+dma clean
zynq% ./cnn-zynq.emax6+dma
```




Figure 3.48: CNN mapping

Figure 3.48 shows the data flow in the convolution operation (CNN) of Alexnet, one of the application programs. It finds the product-sum result of a part of the input image and the kernel (weight). The sum of multiple-direction input images is used as part of the output image (All input images are needed to get one output image). The number of pixels in each input image gradually decreases, and the number of images increases. Since the output image of this process will become the input image for the next process, the number of input images always be equal or less than the number of output images. Because all images cannot be stored in hardware at the same time, a suitable hardware configuration must be able to: broadcast the input image sequentially, divide the operation into output image units, and accumulate the next output value in the output image.

This is a 242×242 convolution operation. Eight rows are calculated by one burst operation (RMGRP = 8). Although it is a stencil calculation, mapdist = 0 because 8 lines are calculated at a time. Figure 3.49 (a) shows the CNN data structure, and (b) shows a $(K^2 + 1) \times W$ CGRA with one multiply-accumulate unit in each unit (Assuming $M \geq K$, $OC \geq W$). (b) shows a data flow graph, not a snapshot at the same time, for simplicity. In the actual hardware, the data in each stage is as shown in Figure 3.51 (c). Data is pipelined. The CNN accumulates the sum of products of a part of input in $(K \times K)$ and kernel $(K \times K)$ for all input channels and stores it in output signal out. The total number of input words is $M^2 \times IC$, the total number of words in the kernel is $K^2 \times IC \times OC$ (which is obtained by multiplying K^2 by the number of input channels (IC) and the number of output channels (OC)). The total number of words




Figure 3.49: Cnn

in the output is $M^2 \times OC$. K used for CNN is odd number in order to correspond to the even number of hardware parameter W , and decrease the operation rate of calculation units. The $K \times K$ multiply-accumulate operation is pipelined in correspondence with one column of unit [*] [$OC \bmod W$], and when W output channels are calculated simultaneously, all $K^2 \times W$ arithmetic units can be used (However, a broadcast function for K -stage LMM is required). (c) further divides OC into N chips, performs parallel processing, and each chip has a number of K^2 stages of product-sum operation that can be mapped to REP pairs $\times W$ columns. This is an implementation that can accommodate rows (M elements) \times GRP rows and all kernels ($IC \times OC \times K \times K$ elements). The seven loops in the rectangle correspond to the process of starting the CGRA of all chips once. Each iteration of the chip loop corresponds to the process of calculating the output channels of W groups by GRP rows by convolution of the input channels of REP pairs and the kernel in each chip. While the outer loop oc increases from 0 to $OC/N-1$, the LMM except for the last stage of each chip holds in for GRP rows. On the other hand, the last stage LMM needs to be replaced every time oc is updated. The theoretical number of cycles required for the above operation will be $K^2 \times (M-2)^2 \times IC \times OC / (K^2 \times REP \times W \times N) = (M-2)^2 \times IC \times OC / (REP \times W \times N)$, if excluding the CGRA starting time ($K^2 \times REP$ cycles) and LMM replacement time. In addition, the theoretical DDR-LMM transfer amount when the LMM can accommodate all of in, kernel, and out will be: $M^2 \times IC + K^2 \times IC \times OC + M^2 \times OC$. When each LMM can accommodate only $M \times$ GRP in, $M \times$ GRP $\times W$ out, and only kernel, the transfer amount of in and kernel will be: $M^2 \times IC$ and $K^2 \times IC \times OC$. Since the number of rotations outside the rectangle ($OC/N/W$) \times (IC/REP) \times (M/GRP) multiplied by N occurs, it will be $M^2 \times 2 \times OC \times IC / REP$ (In the case of $IC = REP$, out can be calculated at once and no replacement is required, so $M^2 \times OC$ of only DDR output. Independent of N).

```

orig() {
    for (ic=0; ic<IC; ic++) { /* set input channel */
        ip0 = &in[ic*M*M];
    }
    for (row=1; row<M-1; row++) { /* image loop */
        for (col=1; col<M-1; col++) {
            for (oc=0; oc<OC; oc++) { /* set output channel */
                op = &out0[oc*M*M+row*M*col];
                kp = &ker[(oc*IC+ic)*K*K];
                kidx = 0;
                for (y=-(K-1)/2; y<=(K-1)/2; y++) { /* kernel loop */
                    for (x=-(K-1)/2; x<=(K-1)/2; x++) {
                        if (ic == 0 && kidx == 0) {
                            *(float*)&op = *(float*)&ip0[(row+y)*M+col+x] * *(float*)&kp[kidx];
                        } else {
                            *(float*)&op += *(float*)&ip0[(row+y)*M+col+x] * *(float*)&kp[kidx];
                        }
                        kidx++;
                        count0++;
                    }
                }
            }
        }
    }
}

```

```

imax() {
    U11 CHIP;
    U11 rofs;
    for (top=1; top<M-1; top+=RMGRP) {
        for (iset=0; iset<IC; iset+=IMAP) { /* accumulate multiple sets of IC */
            for (oc=0; oc<OC/NCHIP; oc+=W) { /* set output channel */
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*2*/ for (rofs=0; rofs<RMGRP; rofs++) { /* image loop (row) */
/*1*/ for (col=1; col<M-1; col++) { /* image loop (col) */
                for (w=0; w<W; w++) { /* set output channel */
                    op = &out1[(CHIP*OC/NCHIP+oc+w)*M*M+(top+rofs)*M+col]; /* top of output */
                    for (ic=0; ic<IMAP; ic++) { /* set offset of input channel */
                        ip0 = &in[(iset+ic)*M*M]; /* top of input */
                        kp = &ker[((CHIP*OC/NCHIP+oc+w)*IC+iset+ic)*K*K];
                        kidx = 0;
                        for (y=-(K-1)/2; y<=(K-1)/2; y++) { /* kernel loop */
                            for (x=-(K-1)/2; x<=(K-1)/2; x++) {
                                if (iset == 0 && ic == 0 && kidx == 0) {
                                    *(float*)&op = *(float*)&ip0[(top+rofs+y)*M+col+x] * *(float*)&kp[kidx];
                                } else {
                                    *(float*)&op += *(float*)&ip0[(top+rofs+y)*M+col+x] * *(float*)&kp[kidx];
                                }
                                kidx++;
                                count1++;
                            }
                        }
                    }
                }
            }
        }
    }
}

```

```

imax() {
    U11 CHIP; U11 LOOP1, LOOPO; U11 INIT1, INIT0;
    U11 AR[64] [4]; /* output of EX in each unit */
    U11 BR[64] [4][4];
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    U11 cc0, ccl, cc2, cc3, ex0, ex1; U11 cofs, rofs, oofs;
    for (top=1; top<=M-1; top+=RMGRP) {
        for (iset=0; iset<IC; iset+=IMAP) { /* accumulate multiple sets of IC */
            Uint *ip0 = &in[(iset+0)*M*M]; /* top of input#0 */
            Uint *it00 = ip0+(top-1)*M+1-1, *ip01 = ip0+(top-1)*M+1+0, *ip02 = ip0+(top-1)*M+1+1;
            Uint *ip03 = ip0+(top+0)*M+1-1, *ip04 = ip0+(top+0)*M+1+0, *ip05 = ip0+(top+0)*M+1+1;
            Uint *ip06 = ip0+(top+1)*M+1-1, *ip07 = ip0+(top+1)*M+1+0, *ip08 = ip0+(top+1)*M+1+1;
        }
        for (oc=0; oc<OC/NCHIP; oc+=W) { /* set output channel */
            Uint *kp00[NCHIP], *kp01[NCHIP], *kp02[NCHIP], *kp03[NCHIP];
        }
        Uint *kp50[NCHIP], *kp51[NCHIP], *kp52[NCHIP], *kp53[NCHIP];
        Uint *op0[NCHIP], *op1[NCHIP], *op2[NCHIP], *op3[NCHIP];
        Uint *ot0[NCHIP], *ot1[NCHIP], *ot2[NCHIP], *ot3[NCHIP];
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC#chip) */
            Uint choc = CHIP*OC/NCHIP+oc;
            kp00[CHIP] = ker+((choc+0)*IC+iset+0)*K*K; kp01[CHIP] = ker+((choc+1)*IC+iset+0)*K*K; kp02[CHIP]
                = ker+((choc+2)*IC+iset+0)*K*K; kp03[CHIP] = ker+((choc+3)*IC+iset+0)*K*K;
            op0[CHIP] = out1+(choc+0)*M*M+top*M+1; op1[CHIP] = out1+(choc+1)*M*M+top*M+1; op2[CHIP] = out1+(choc+2)*M*M+top*M+1; op3[CHIP] = out1+(choc+3)*M*M+top*M+1;
            ot0[CHIP] = out1+(choc+0)*M*M+top*M+0; ot1[CHIP] = out1+(choc+1)*M*M+top*M+0; ot2[CHIP] = out1+(choc+2)*M*M+top*M+0; ot3[CHIP] = out1+(choc+3)*M*M+top*M+0;
        }
    }
    //EMAXSA begin cnn mapdist=0
    /*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC#chip) */
        /*2*/ for (INIT1=1,LOOP0=1;LOOP1=RMGRP,rofs=0-M*4; INIT1=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
            /*1*/ for (INIT0=1,LOOP0=M-2,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
                exe(OP_ADD, &cofs, INIT0?cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#0 */
                exe(OP_ADD, &rofs, EXP_H3210, INIT0?4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
                exe(OP_ADD, &rofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, EXP_H3210, OP_NOP, OLL); /* stage#1 */
                mop(OP_LDWR, 1, &BR[2][0][1], (U11)kp00[NCHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#2 */
                mop(OP_LDWR, 1, &BR[2][0][0], (U11)kp01[NCHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#2 */
                mop(OP_LDWR, 1, &BR[2][1][1], (U11)kp02[NCHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#2 */
                mop(OP_LDWR, 1, &BR[2][1][0], (U11)kp03[NCHIP], OLL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#2 10KB */
                mop(OP_LDWR, 1, &BR[2][2][1], (U11)ip00, oofs, MSK_WO, (U11)it00, M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#2 8KB */
                /*****in0*****/
                exe(OP_FML, &AR[3][0], BR[2][2][1], EXP_H3210, BR[2][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
                exe(OP_FML, &AR[3][1], BR[2][2][1], EXP_H3210, BR[2][0][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
                exe(OP_FML, &AR[3][2], BR[2][2][1], EXP_H3210, BR[2][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
                exe(OP_FML, &AR[3][3], BR[2][2][1], EXP_H3210, BR[2][1][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
                mop(OP_LDWR, 1, &BR[3][0][1], (U11)kp00[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#3 */
                mop(OP_LDWR, 1, &BR[3][0][0], (U11)kp01[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#3 */
                mop(OP_LDWR, 1, &BR[3][1][1], (U11)kp02[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#3 */
                mop(OP_LDWR, 1, &BR[3][1][0], (U11)kp03[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#3 */
                mop(OP_LDWR, 1, &BR[3][2][1], (U11)ip01, oofs, MSK_WO, (U11)it00, M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#3 */
                /*****in5*****/
                exe(OP_FMA, &AR[48][0], AR[47][0], EXP_H3210, BR[47][2][1], EXP_H3210, BR[47][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#48 */
                exe(OP_FMA, &AR[48][1], AR[47][1], EXP_H3210, BR[47][2][1], EXP_H3210, BR[47][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#48 */
                exe(OP_FMA, &AR[48][2], AR[47][2], EXP_H3210, BR[47][2][1], EXP_H3210, BR[47][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#48 */
                exe(OP_FMA, &AR[48][3], AR[47][3], EXP_H3210, BR[47][2][1], EXP_H3210, BR[47][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#48 */
                mop(OP_LDWR, 1, &BR[48][0][1], (U11)kp00[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#48 */
                mop(OP_LDWR, 1, &BR[48][0][0], (U11)kp01[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#48 */
                mop(OP_LDWR, 1, &BR[48][1][1], (U11)kp02[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#48 */
                mop(OP_LDWR, 1, &BR[48][1][0], (U11)kp03[NCHIP], 4LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#48 */
                mop(OP_LDWR, 1, &BR[48][2][1], (U11)ip51, oofs, MSK_WO, (U11)it50, M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#48 */
                /*****in55*****/
                exe(OP_FMA, &AR[53][0], AR[52][0], EXP_H3210, BR[52][2][1], EXP_H3210, BR[52][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
                exe(OP_FMA, &AR[53][1], AR[52][1], EXP_H3210, BR[52][2][1], EXP_H3210, BR[52][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
                exe(OP_FMA, &AR[53][2], AR[52][2], EXP_H3210, BR[52][2][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
                exe(OP_FMA, &AR[53][3], AR[52][3], EXP_H3210, BR[52][2][1], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
                mop(OP_LDWR, 1, &BR[53][0][1], (U11)kp50[NCHIP], 24LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#53 */
                mop(OP_LDWR, 1, &BR[53][0][0], (U11)kp51[NCHIP], 24LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#53 */
                mop(OP_LDWR, 1, &BR[53][1][1], (U11)kp52[NCHIP], 24LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#53 */
                mop(OP_LDWR, 1, &BR[53][1][0], (U11)kp53[NCHIP], 24LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#53 */
                mop(OP_LDWR, 1, &BR[53][2][1], (U11)ip56, oofs, MSK_WO, (U11)it50, M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#53 */
                /*****in54*****/
                exe(OP_FMA, &AR[54][0], AR[53][0], EXP_H3210, BR[53][2][1], EXP_H3210, BR[53][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
                exe(OP_FMA, &AR[54][1], AR[53][1], EXP_H3210, BR[53][2][1], EXP_H3210, BR[53][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
                exe(OP_FMA, &AR[54][2], AR[53][2], EXP_H3210, BR[53][2][1], EXP_H3210, BR[53][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
                exe(OP_FMA, &AR[54][3], AR[53][3], EXP_H3210, BR[53][2][1], EXP_H3210, BR[53][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
                mop(OP_LDWR, 1, &BR[54][0][1], (U11)kp50[NCHIP], 28LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#54 */
                mop(OP_LDWR, 1, &BR[54][0][0], (U11)kp51[NCHIP], 28LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#54 */
                mop(OP_LDWR, 1, &BR[54][1][1], (U11)kp52[NCHIP], 28LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#54 */
                mop(OP_LDWR, 1, &BR[54][1][0], (U11)kp53[NCHIP], 28LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#54 */
                mop(OP_LDWR, 1, &BR[54][2][1], (U11)ip56, oofs, MSK_WO, (U11)it50, M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#54 */
                /*****in55*****/
                exe(OP_FMA, &AR[55][0], AR[54][0], EXP_H3210, BR[54][2][1], EXP_H3210, BR[54][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
                exe(OP_FMA, &AR[55][1], AR[54][1], EXP_H3210, BR[53][2][1], EXP_H3210, BR[53][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
                exe(OP_FMA, &AR[55][2], AR[54][2], EXP_H3210, BR[53][2][1], EXP_H3210, BR[53][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
                exe(OP_FMA, &AR[55][3], AR[54][3], EXP_H3210, BR[53][2][1], EXP_H3210, BR[53][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
                mop(OP_LDWR, 1, &BR[55][0][1], (U11)kp50[NCHIP], 32LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#55 */
                mop(OP_LDWR, 1, &BR[55][0][0], (U11)kp51[NCHIP], 32LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#55 */
                mop(OP_LDWR, 1, &BR[55][1][1], (U11)kp52[NCHIP], 32LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#55 */
                mop(OP_LDWR, 1, &BR[55][1][0], (U11)kp53[NCHIP], 32LL, MSK_DO, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*OC*K*K); /* stage#55 */
                mop(OP_LDWR, 1, &BR[55][2][1], (U11)ip58, oofs, MSK_WO, (U11)it50, M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#55 */
                /*****in56*****/
                exe(OP_FMA, &AR[56][0], AR[55][0], EXP_H3210, BR[55][2][1], EXP_H3210, BR[55][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
                exe(OP_FMA, &AR[56][1], AR[55][1], EXP_H3210, BR[55][2][1], EXP_H3210, BR[55][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
                exe(OP_FMA, &AR[56][2], AR[55][2], EXP_H3210, BR[55][2][1], EXP_H3210, BR[55][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
                exe(OP_FMA, &AR[56][3], AR[55][3], EXP_H3210, BR[55][2][1], EXP_H3210, BR[55][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
                mop(OP_LDWR, 1, &BR[56][0][1], (U11)op0[CHIP], oofs, MSK_WO, (U11)ot0[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 */
                mop(OP_LDWR, 1, &BR[56][1][1], (U11)op1[CHIP], oofs, MSK_WO, (U11)ot1[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 */
                mop(OP_LDWR, 1, &BR[56][2][1], (U11)op2[CHIP], oofs, MSK_WO, (U11)ot2[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 */
                mop(OP_LDWR, 1, &BR[56][3][1], (U11)op3[CHIP], oofs, MSK_WO, (U11)ot3[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 */
                exe(OP_FAD, &AR[57][0], AR[56][0], EXP_H3210, BR[56][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
                exe(OP_FAD, &AR[57][1], AR[56][1], EXP_H3210, BR[56][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
                exe(OP_FAD, &AR[57][2], AR[56][2], EXP_H3210, BR[56][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
                exe(OP_FAD, &AR[57][3], AR[56][3], EXP_H3210, BR[56][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
                mop(OP_STWR, 1, &AR[57][0][1], oofs, (U11)op0[CHIP], MSK_WO, (U11)ot0[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 8KB */
                mop(OP_STWR, 1, &AR[57][1][1], oofs, (U11)op1[CHIP], MSK_WO, (U11)ot1[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 8KB */
                mop(OP_STWR, 1, &AR[57][2][1], oofs, (U11)op2[CHIP], MSK_WO, (U11)ot2[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 8KB */
                mop(OP_STWR, 1, &AR[57][3][1], oofs, (U11)op3[CHIP], MSK_WO, (U11)ot3[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#57 8KB */
            }
        }
    }
    //EMAXSA end
}
//EMAXSA drain_dirty_lmm
}

```

cnn+rmm-cnn-emax6.obj

BR/row: max=11 min=1 ave=10 EA/row: max=10 min=0 ave=9 ARpass/row: max=0




Figure.3.50: 3x3 Convolution

Unaligned load + SIMD

```

imax() {
    U11 CHIP; U11 LOOP1, LOOP0; U11 INIT1, INIT0;
    U11 AR[64][4]; /* output of EX in each unit */
    U11 BR[64][4][4]; /* output registers in each unit */
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    U11 cc0, ccl, cc2, cc3, ex0, ex1; U11 cofs, rofs, oofs, k;
    for (top=1; top<M-1; top+=RMGRP) {
        for (iset=0; iset<IC; iset+=IMAP) { /* accumulate multiple sets of IC */
            Uint *ip[IMAP], *ip0[IMAP], *ip1[IMAP][K*K];
            for (k=0; k<IMAP; k++) {
                ip[k] = kin[(iset+k)*M*M]; /* top of input#0-5 */
                it[k] = ip[k]+(top-1)*M+1;
                ip0[k][0] = ip[k]+(top-1)*M+1; ip0[k][1] = ip[k]+(top-1)*M+1; ip0[k][2] = ip[k]+(top-1)*M+1;
                ip0[k][3] = ip[k]+(top+0)*M+1; ip0[k][4] = ip[k]+(top+0)*M+1; ip0[k][5] = ip[k]+(top+0)*M+1;
                ip0[k][6] = ip[k]+(top+1)*M+1; ip0[k][7] = ip[k]+(top+1)*M+1; ip0[k][8] = ip[k]+(top+1)*M+1;
                ip1[k][0] = ip[k]+(top-1)*M+1; ip1[k][1] = ip[k]+(top-1)*M+1; ip1[k][2] = ip[k]+(top-1)*M+1;
                ip1[k][3] = ip[k]+(top+0)*M+1; ip1[k][4] = ip[k]+(top+0)*M+1; ip1[k][5] = ip[k]+(top+0)*M+1;
                ip1[k][6] = ip[k]+(top+1)*M+1; ip1[k][7] = ip[k]+(top+1)*M+1; ip1[k][8] = ip[k]+(top+1)*M+1;
            }
            for (oc=0; oc<OC/NCHIP; oc+=W) { /* set output channel */
                Uint *xp0[IMAP][NCHIP], *kp1[IMAP][NCHIP], *kp2[IMAP][NCHIP], *kp3[IMAP][NCHIP];
                Uint *op0[NCHIP], *op1[NCHIP], *op2[NCHIP], *op3[NCHIP];
                Uint *ot0[NCHIP], *ot1[NCHIP], *ot2[NCHIP], *ot3[NCHIP];
                for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
                    Uint choc = CHIP*OC/NCHIP+oc;
                    for (k=0; k<IMAP; k++) {
                        kp0[k][CHIP] = ker+((choc+0)*IC+iset+k)*K*K;
                        kp1[k][CHIP] = ker+((choc+1)*IC+iset+k)*K*K;
                        kp2[k][CHIP] = ker+((choc+2)*IC+iset+k)*K*K;
                        kp3[k][CHIP] = ker+((choc+3)*IC+iset+k)*K*K;
                    }
                    op0[CHIP] = out1+(choc+0)*M*M+top*M+0; op1[CHIP] = out1+(choc+1)*M*M+top*M+0; op2[CHIP] = out1+(choc+2)*M*M+top*M+0; op3[CHIP] = out1+(choc+3)*M*M+top*M+0;
                    ot0[CHIP] = out1+(choc+0)*M*M+top*M+0; ot1[CHIP] = out1+(choc+1)*M*M+top*M+0; ot2[CHIP] = out1+(choc+2)*M*M+top*M+0; ot3[CHIP] = out1+(choc+3)*M*M+top*M+0;
                }
            }
        }
    }
}

#define cnn_core1(r, i, ofs, k, rp1) \
/*dup load*/ mop(OP_LDR, 1, &BR[r][0][1], (U11)kp0[i][CHIP], ofs, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); \
/*dup load*/ mop(OP_LDWR, 1, &BR[r][0][0], (U11)kp1[i][CHIP], ofs, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); \
/*dup load*/ mop(OP_LDR, 1, &BR[r][1][1], (U11)kp2[i][CHIP], ofs, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); \
/*dup load*/ mop(OP_LDWR, 1, &BR[r][1][0], (U11)kp3[i][CHIP], ofs, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); \
/*unaligned*/ mop(OP_LDR, 1, &BR[r][2][1], (U11)ip1[i][k], ofs, MSK_W0, (U11)it[i], M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); \
/*unaligned*/ mop(OP_LDR, 1, &BR[r][2][0], (U11)ip0[i][k], ofs, MSK_W0, (U11)it[i], M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); \
exe(OP_FMA, &AR[rp1][0], AR[r][0], EXP_H3210, BR[r][2][0], EXP_H3210, BR[r][0][1], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][1], AR[r][1], EXP_H3210, BR[r][0][0], EXP_H3210, BR[r][0][1], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][2], AR[r][2], EXP_H3210, BR[r][2][0], EXP_H3210, BR[r][1][1], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][3], AR[r][3], EXP_H3210, BR[r][2][0], EXP_H3210, BR[r][1][0], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL);

#define cnn_final(r, rp1) \
mop(OP_LDR, 1, &BR[rp1][0][1], (U11)op0[CHIP], ofs, MSK_W0, (U11)ot0[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_LDR, 1, &BR[rp1][1][1], (U11)op1[CHIP], ofs, MSK_W0, (U11)ot1[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_LDR, 1, &BR[rp1][2][1], (U11)op2[CHIP], ofs, MSK_W0, (U11)ot2[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_LDR, 1, &BR[rp1][3][1], (U11)op3[CHIP], ofs, MSK_W0, (U11)ot3[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
exe(OP_FAD, &AR[rp1][0], AR[r][0], EXP_H3210, BR[rp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][1], AR[r][1], EXP_H3210, BR[rp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][2], AR[r][2], EXP_H3210, BR[rp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][3], AR[r][3], EXP_H3210, BR[rp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
mop(OP_STR, 3, &AR[rp1][0], ofs, (U11)op0[CHIP], MSK_D0, (U11)ot0[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_STR, 3, &AR[rp1][1], ofs, (U11)op1[CHIP], MSK_D0, (U11)ot1[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_STR, 3, &AR[rp1][2], ofs, (U11)op2[CHIP], MSK_D0, (U11)ot2[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_STR, 3, &AR[rp1][3], ofs, (U11)op3[CHIP], MSK_D0, (U11)ot3[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP);

//EMAXSA begin cnn maplist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
/*2*/ for (INIT1=1, LOOP1=RMGRP, rofs=0-M+4; LOOP1--; INIT1=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
/*1*/ for (INIT0=1, LOOP0=M-2, cofs=0-8; LOOP0--; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
    exe(OP_ADD, &cofs, INIT0?cofs, EXP_H3210, 8, EXP_H3210, OLL, EXP_H3210, OP_AND, Ox00000000fffffffL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?M+4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &rofs, rofs, EXP_H3210, OLL, EXP_H3210, OP_AND, Ox00000000fffffffL, OP_NOP, OLL); /* stage#1 */

/*dup load*/ mop(OP_LDWR, 1, &BR[2][0][1], (U11)kp0[0][CHIP], OLL, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); /* stage#2 */
/*dup load*/ mop(OP_LDWR, 1, &BR[2][0][0], (U11)kp1[0][CHIP], OLL, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); /* stage#2 */
/*dup load*/ mop(OP_LDWR, 1, &BR[2][1][1], (U11)kp2[0][CHIP], OLL, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); /* stage#2 */
/*dup load*/ mop(OP_LDWR, 1, &BR[2][1][0], (U11)kp3[0][CHIP], OLL, MSK_D0, (U11)ker, IC*OC*K*K, 0, 0, (U11)NULL, IC*DC*K*K); /* stage#2 10KB */
/*unaligned*/ mop(OP_LDR, 1, &BR[2][2][1], (U11)ip0[0][0], ofs, MSK_W0, (U11)it[0], M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#2 8KB */
/*unaligned*/ mop(OP_LDR, 1, &BR[2][2][0], (U11)ip0[0][0], ofs, MSK_W0, (U11)it[0], M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); /* stage#2 8KB */
exe(OP_FML, &AR[3][0], BR[2][2][0], EXP_H3210, BR[2][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exe(OP_FML, &AR[3][1], BR[2][2][0], EXP_H3210, BR[2][0][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exe(OP_FML, &AR[3][2], BR[2][2][0], EXP_H3210, BR[2][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exe(OP_FML, &AR[3][3], BR[2][2][0], EXP_H3210, BR[2][1][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */

cnn_core1(3, 0, 4LL, 1, 4);
cnn_core1(4, 0, 8LL, 2, 5);
cnn_core1(5, 0, 12LL, 3, 6);
cnn_core1(6, 0, 16LL, 4, 7);
cnn_core1(7, 0, 20LL, 5, 8);
cnn_core1(8, 0, 24LL, 6, 9);
cnn_core1(9, 0, 28LL, 7, 10);
cnn_core1(10, 0, 32LL, 8, 11);

cnn_core1(11, 1, 0LL, 0, 12);
cnn_core1(12, 1, 4LL, 1, 13);
cnn_core1(13, 1, 8LL, 2, 14);
cnn_core1(14, 1, 12LL, 3, 15);
cnn_core1(15, 1, 16LL, 4, 16);
cnn_core1(16, 1, 20LL, 5, 17);
cnn_core1(17, 1, 24LL, 6, 18);
cnn_core1(18, 1, 28LL, 7, 19);
cnn_core1(19, 1, 32LL, 8, 20);

cnn_core1(55, 5, 32LL, 8, 56);
****final*****
cnn_final(55,      57);
} } }

//EMAXSA end
} } }

//EMAXSA drain_dirty_lmm
}

```

3.5.2 Matrix product

```
cent% make -f Makefile-csim.emax6+dma mm-csim.emax6+dma clean
cent% ../../src/csim/csim -x mm-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma mm-zynq.emax6+dma clean
zynq% ./mm-zynq.emax6+dma
```




Figure 3.51: Mm

Here is a 480×480 matrix product calculation. Eight rows are calculated by one burst operation ($\text{RMGRP} = 8$). Although it is a stencil calculation, $\text{mapdist} = 0$ because 8 lines are calculated at a time. Figure 3.51 (a): MM data structure, (b): General implementation in C language, (c): $H + 1$ (height) with one multiply-accumulator in each unit Snapshot at the same time as CGRA with $x W$ (width) configuration (Assuming $M \geq H$, $M \geq W$). The product-sum operation of A [row] [*] $x B$ [*] [col] corresponding to the output C [row] [col] is divided into H groups. If the pipeline is executed in correspondence with one column of unit $[* \bmod H]$ [col mod W], all the arithmetic units of $H \times W$ can be used, therefore the efficiency is high. For example, in the leftmost column, the multiplications $A00 \times B0c$, $A01 \times B18$, $A02 \times B24$, and $A03 \times B30$ required for the results $C0c$, $C08$, $C04$, and $C00$ are performed at the same time. From the last stage, the partial sum of $C00$, $C04$, $C08$, $C0c$, .., $C0$ ($M-1$) is output every cycle and accumulated in LMM. That is, W partial sums are output every cycle according to the $H \times W$ operation throughput. By repeating this M / H times, the completed values $C00$, $C01$, .., $C0$ ($M-1$) can be obtained. (d) further divides the array A into N chips and performs parallel processing. This is an implementation where each LMM can accommodate one row (M elements) \times GRP rows of array A and one row (M elements) of array B . About the process in which a 5-tuple loop in a rectangle activates the CGRA of all chips simultaneously, Each iteration of the chip loop corresponds to the matrix product of GRP rows of array A and the entire array B in each chip. While the outer loop blk increases from 0 to $M-1$, the LMM except for the last stage of each chip holds array A for GRP rows, and the last stage LMM updates $Cx0$, $Cx1$, .., $Cx(M-1)$ while retaining GRP lines. On the other hand, array B needs to broadcast the corresponding H rows to all chips every time blk is updated. The theoretical number of cycles required for the above operation is $M^3 / (H \times W \times N)$ excluding the delay ($H + 1$ cycle) at the start of the CGRA and the replacement time of the LMM. In addition, while the theoretical DDR-LMM transfer volume (when the LMM can accommodate all A , B , and C) is $M^2 \times 3$, each LMM accommodates A and C only $M \times \text{GRP}$ and B only $M \times H$. When it is possible, A and C are optimally M^2 and B is optimally $M^2 \times M$.

/ GRP (If $M = \text{GRP}$, match M^2 . Independent of N . Broadcast assumption.)

```

orig_i() {
    for (row=0; row<M1; row++) {
        for (col=0; col<M2; col++) {
            for (n=0; n<L; n++) {
                if (n==0) *(float*)&CO[row*M2+col] = *(float*)&A[row*L+n] * *(float*)&B[n*M2+col];
                else *(float*)&CO[row*M2+col] += *(float*)&A[row*L+n] * *(float*)&B[n*M2+col];
            }
            out0++;
        }
    }
}

```

```

imax() {
    ULL CHIP; ULL rofs;
    for (top=0; top<M1*NCHIP; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
        for (blk=0; blk<L; blk+=H) { /* 3重ループ目 (C が確定するまでの DMA 入れ換えは R/W を伴うためオーバヘッドになる。B の broadcast 回数を増やす方が結果的に高速) */
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
/*2*/ for (rofs=0; rofs<RMGRP; rofs++) { /* will be parallelized by multi-chip (M/#chip) */
/*1*/ for (col=0; col<M2; col+=W) { /* one-horizontal-line is calculated by EMAX-while(loop--) */
            for (w=0; w<W; w++) { /* horizontal (parallel) execution */
                for (h=0; h<H; h++) { /* vertical (pipelined) execution */
                    if (blk == 0 && h == 0)
                        *(float*)&C1[(CHIP*M1*NCHIP+top+rofs)*M2+col+w] = *(float*)&A[(CHIP*M1*NCHIP+top+rofs)*L+blk+h]**(float*)&B[(blk+h)*M2+col+w];
                    else
                        *(float*)&C1[(CHIP*M1*NCHIP+top+rofs)*M2+col+w] += *(float*)&A[(CHIP*M1*NCHIP+top+rofs)*L+blk+h]**(float*)&B[(blk+h)*M2+col+w];
                    count1++;
                }
            }
        }
    }
}

```

```

max() {
    ULL CHIP; U11 LOOP1, LOOP0; U11 INIT1, INIT0;
    U11 AR[64][4]; /* output of EX in each unit */
    U11 BR[64][4][4]; /* output registers in each unit */
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    U11 cco, cc1, cc2, cc3, ex0, ex1; U11 cofs, rofs, oofs;
    for (top=0; top<M1/NCHIP; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
        for (blk=0; blk<M1; blk+=blk+1) { /* 3重ループ展開の外側対象 */
            typedef struct {U11 i[4]} U14;
            U14 *b00 = B+(blk* M)*M2, *b000 = b00, *b001 = (UInt*)b00+1, *b002 = (UInt*)b00+2, *b003 = (UInt*)b00+3;
            :
            U14 *a0[NCHIP]; Uint *a00[NCHIP], *a01[NCHIP], *a02[NCHIP], *a03[NCHIP], *a04[NCHIP], *a05[NCHIP], *a06[NCHIP], *a07[NCHIP];
            :
            U14 *c0[NCHIP]; U14 *c00[NCHIP], *c01[NCHIP], *c02[NCHIP], *c03[NCHIP];
            for (CHIP=0; CHIP<M; CHIP+=NCHIP); CHIP+++) { /* will be parallelized by multi-chip (M/#chip) */
                a0[CHIP] = A+(CHIP*M1/NCHIP+top)*L;
                a00[CHIP] = a0[CHIP]+blk+0; a01[CHIP] = a0[CHIP]+blk+1; a02[CHIP] = a0[CHIP]+blk+2; a03[CHIP] = a0[CHIP]+blk+3;
                :
                c0[CHIP] = C1+(CHIP*M1/NCHIP+top)*M2; c00[CHIP] = (UInt*)c0[CHIP]+0; c01[CHIP] = (UInt*)c0[CHIP]+1; c02[CHIP] = (UInt*)c0[CHIP]+2; c03[CHIP] = (UInt*)c0[CHIP]+3;
            }
        } //MAXXA begin mm mapdist=0
    /*3*/ for (CHIP=0; CHIP<M; CHIP+=NCHIP); CHIP+++) { /* will be parallelized by multi-chip (M/#chip) */
    /*2*/ for (INIT1=1,LOOP1=RMGRP,rofs=(0-L4)<>S2|((0-M24)&0xffffffff); LOOP1--; INIT1=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
    /*1*/ for (INIT0=1,LOOP0=M2/W,cofs=(0-W4)<>S2|((0-W4)&0xffffffff); LOOP0--; INIT0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &cofs, INIT0?cofs, EXP_H3210, (W4)<>S2|(W4), EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffffffffLL, OP_NOP, OLL);
        exe(OP_ADD, &rofs, EXP_H3210, INIT0?(L4)<>S2|(W4)*0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD, &oofs, EXP_H3210, cofps, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffff, OP_NOP, OLL); /* stage#1 */
        mop(OP_LDWR, 1, &BR[1][0][1], (ULL)b000, (ULL)cofs, MSK_W1, (ULL)b00, M2, 0, 0, (ULL)NULL, M2); /* stage#1 */
        mop(OP_LDWR, 1, &BR[1][0][0], (ULL)b001, (ULL)cofs, MSK_W1, (ULL)b00, M2, 0, 0, (ULL)NULL, M2); /* stage#1 */
        mop(OP_LDWR, 1, &BR[1][1][1], (ULL)b002, (ULL)cofs, MSK_W1, (ULL)b00, M2, 0, 0, (ULL)NULL, M2); /* stage#1 */
        mop(OP_LDWR, 1, &BR[1][1][0], (ULL)b003, (ULL)cofs, MSK_W1, (ULL)b00, M2, 0, 0, (ULL)NULL, M2); /* stage#1 2KB */
        mop(OP_LDWR, 1, &BR[1][2][1], (ULL)a00[CHIP], (ULL)rofs, MSK_W1, (ULL)a0[CHIP], L*RMGRP, 0, 0, (ULL)NULL, L*RMGRP); /* stage#1 16KB */
    } //MAXXA end
    /*2*/ for (OP_FML, &AR[2][0], BR[1][1][0][1], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    /*2*/ for (OP_FML, &AR[2][1], BR[1][1][0][1], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    /*2*/ for (OP_FML, &AR[2][2], BR[1][1][1][1], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    /*2*/ for (OP_FML, &AR[2][3], BR[1][1][0][0], EXP_H3210, BR[1][2][1][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
    /*2*/ for (OP_LDWR, 1, &BR[2][0][1], (ULL)b010, (ULL)cofs, MSK_W1, (ULL)b01, M2, 0, 0, (ULL)NULL, M2); /* stage#2 */
    /*2*/ for (OP_LDWR, 1, &BR[2][0][0], (ULL)b011, (ULL)cofs, MSK_W1, (ULL)b01, M2, 0, 0, (ULL)NULL, M2); /* stage#2 */
    /*2*/ for (OP_LDWR, 1, &BR[2][1][1], (ULL)b012, (ULL)cofs, MSK_W1, (ULL)b01, M2, 0, 0, (ULL)NULL, M2); /* stage#2 */
    /*2*/ for (OP_LDWR, 1, &BR[2][1][0], (ULL)b013, (ULL)cofs, MSK_W1, (ULL)b01, M2, 0, 0, (ULL)NULL, M2); /* stage#2 2KB */
    /*2*/ for (OP_LDWR, 1, &BR[2][2][1], (ULL)a01[CHIP], (ULL)rofs, MSK_W1, (ULL)a0[CHIP], L*RMGRP, 0, 0, (ULL)NULL, L*RMGRP); /* stage#2 16KB */
    :
    exe(OP_FMA, &AR[60][0], AR[59][0], EXP_H3210, BR[59][2][1], EXP_H3210, BR[59][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
    exe(OP_FMA, &AR[60][1], AR[59][1], EXP_H3210, BR[59][2][1], EXP_H3210, BR[59][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
    exe(OP_FMA, &AR[60][2], AR[59][2], EXP_H3210, BR[59][2][1], EXP_H3210, BR[59][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
    exe(OP_FMA, &AR[60][3], AR[59][3], EXP_H3210, BR[59][2][1], EXP_H3210, BR[59][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
    mop(OP_LDWR, 1, &BR[60][0][1], (ULL)b590, (ULL)cofs, MSK_W1, (ULL)b59, M2, 0, 0, (ULL)NULL, M2); /* stage#60 */
    mop(OP_LDWR, 1, &BR[60][0][0], (ULL)b591, (ULL)cofs, MSK_W1, (ULL)b59, M2, 0, 0, (ULL)NULL, M2); /* stage#60 */
    mop(OP_LDWR, 1, &BR[60][1][1], (ULL)b592, (ULL)cofs, MSK_W1, (ULL)b59, M2, 0, 0, (ULL)NULL, M2); /* stage#60 */
    mop(OP_LDWR, 1, &BR[60][1][0], (ULL)b593, (ULL)cofs, MSK_W1, (ULL)b59, M2, 0, 0, (ULL)NULL, M2); /* stage#60 */
    mop(OP_LDWR, 1, &BR[60][2][1], (ULL)a59[CHIP], (ULL)rofs, MSK_W1, (ULL)a0[CHIP], L*RMGRP, 0, 0, (ULL)NULL, L*RMGRP); /* stage#60 */
    :
    exe(OP_FMA, &AR[61][0], AR[60][0], EXP_H3210, BR[60][2][1], EXP_H3210, BR[60][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#61 */
    exe(OP_FMA, &AR[61][1], AR[60][1], EXP_H3210, BR[60][2][1], EXP_H3210, BR[60][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#61 */
    exe(OP_FMA, &AR[61][2], AR[60][2], EXP_H3210, BR[60][2][1], EXP_H3210, BR[60][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#61 */
    exe(OP_FMA, &AR[61][3], AR[60][3], BR[60][2][1], EXP_H3210, BR[60][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#61 */
    :
    mop(OP_LDWR, 1, &BR[62][0][1], (ULL)c00[CHIP], (ULL)oofs, MSK_W0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
    mop(OP_LDWR, 1, &BR[62][1][1], (ULL)c01[CHIP], (ULL)oofs, MSK_W0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
    mop(OP_LDWR, 1, &BR[62][2][1], (ULL)c02[CHIP], (ULL)oofs, MSK_W0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
    mop(OP_LDWR, 1, &BR[62][3][1], (ULL)c03[CHIP], (ULL)oofs, MSK_W0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
    exe(OP_FAD, &AR[62][0], AR[61][0], EXP_H3210, BR[62][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#62 */
    exe(OP_FAD, &AR[62][1], AR[61][1], EXP_H3210, BR[62][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#62 */
    exe(OP_FAD, &AR[62][2], AR[61][2], EXP_H3210, BR[62][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#62 */
    exe(OP_FAD, &AR[62][3], AR[61][3], EXP_H3210, BR[62][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#62 */
    mop(OP_STWR, 1, &AR[62][0], (ULL)oofs, (ULL)c00[CHIP], MSK_D0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
    mop(OP_STWR, 1, &AR[62][1], (ULL)oofs, (ULL)c01[CHIP], MSK_D0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
    mop(OP_STWR, 1, &AR[62][2], (ULL)oofs, (ULL)c02[CHIP], MSK_D0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
    mop(OP_STWR, 1, &AR[62][3], (ULL)oofs, (ULL)c03[CHIP], MSK_D0, (ULL)c0[CHIP], M2*RMGRP, 0, 1, (ULL)NULL, M2*RMGRP); /* stage#62 */
}
} //MAXXA end
} //MAXXA drain_dirty_lmm
} //MAXXA

```

mm+rmm-mm-emax6.obj

BR/row: max=12 min=2 ave=11 EA/row: max=8 min=0 ave=4 ARpass/row: max=0




Figure.3.52: Matrix product

Duplicated load + SIMD




Figure 3.53: 32bit → 32bit|32bit load and SIMD

```

imax() {
    U11 CHIP; U11 LOOP1, LOOP0; U11 INIT1, INIT0;
    U11 AR[64][4]; /* output of EX in each unit */
    U11 BR[64][4][4];
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    U11 cc0, ccl, cc1, cc2, cc3, ex0, ex1; U11 cof, rofs, oofs, k;
    for (top0; top1<M1/NCHIP; top2=RMRP) { /* will be parallelized by multi-chip (M/#chip) */
        for (blk0; blk1; blk2=H) { /* 3 重ループ展開の外側対象 */
            typedef struct {Uint i[8]} U18;
            Uint *ao[NCHIP];
            Uint *a[H][NCHIP];
            U18 *b[H], *b0[H], *b1[H], *b2[H], *b3[H];
            U18 *c0[NCHIP];
            U18 *c01[NCHIP], *c02[NCHIP], *c03[NCHIP];
            for (kx0; kxH; k++) {
                b[k] = B+(blk*k)*M2; b0[k] = b[k]; b1[k] = (Uint*)b[k]+2; b2[k] = (Uint*)b[k]+4; b3[k] = (Uint*)b[k]+6;
            }
            for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
                a0[CHIP] = A+(CHIP*M1/NCHIP+top)*L;
                for (kx0; kxH; k++)
                    a[k][CHIP] = a0[CHIP]+blk*k;
                c0[CHIP] = C1+(CHIP*M1/NCHIP+top)*M2;
                c00[CHIP] = (Uint*)c0[CHIP]+0; c01[CHIP] = (Uint*)c0[CHIP]+2; c02[CHIP] = (Uint*)c0[CHIP]+4; c03[CHIP] = (Uint*)c0[CHIP]+6;
            }
        }
    }

#define sgemm00_core1(r, rm1, rp1) \
    mop(OP_LDR, 3, &BR[r][0][1], (U11)b0[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], M2, 0, 0, (U11)NULL, M2); \
    mop(OP_LDR, 3, &BR[r][0][0], (U11)b1[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], M2, 0, 0, (U11)NULL, M2); \
    mop(OP_LDR, 3, &BR[r][1][1], (U11)b2[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], M2, 0, 0, (U11)NULL, M2); \
    mop(OP_LDR, 3, &BR[r][1][0], (U11)b3[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], M2, 0, 0, (U11)NULL, M2); \
/*dup load*/mop(OP_LDWR, 1, &BR[r][2][1], (U11)a[rm1][CHIP], (U11)rofs, MSK_W1, (U11)a0[CHIP], L*RMRP, 0, 0, (U11)NULL, L*RMRP); \
exe(OP_FMA, &AR[rp1][0], AR[r][0], EXP_H3210, BR[r][2][1], EXP_H1010, BR[r][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][1], AR[r][1], EXP_H3210, BR[r][2][1], EXP_H1010, BR[r][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][2], AR[r][2], EXP_H3210, BR[r][2][1], EXP_H1010, BR[r][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][3], AR[r][3], EXP_H3210, BR[r][2][1], EXP_H1010, BR[r][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

#define sgemm00_final(r, rp1) \
    mop(OP_LDR, 3, &BR[rp1][0][1], (U11)c00[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP); \
    mop(OP_LDR, 3, &BR[rp1][1][1], (U11)c01[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP); \
    mop(OP_LDR, 3, &BR[rp1][2][1], (U11)c02[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP); \
    mop(OP_LDR, 3, &BR[rp1][3][1], (U11)c03[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP); \
exe(OP_FAD, &AR[rp1][0], AR[r][0], EXP_H3210, BR[rp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][1], AR[r][1], EXP_H3210, BR[rp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][2], AR[r][2], EXP_H3210, BR[rp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][3], AR[r][3], EXP_H3210, BR[rp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
mop(OP_STR, 3, &AR[rp1][0], (U11)oofs, (U11)c00[CHIP], MSK_D0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP); \
mop(OP_STR, 3, &AR[rp1][1], (U11)oofs, (U11)c01[CHIP], MSK_D0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP); \
mop(OP_STR, 3, &AR[rp1][2], (U11)oofs, (U11)c02[CHIP], MSK_D0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP); \
mop(OP_STR, 3, &AR[rp1][3], (U11)oofs, (U11)c03[CHIP], MSK_D0, (U11)c0[CHIP], M2*RMRP, 0, 1, (U11)NULL, M2*RMRP);

//EMAXSA begin mm_mapdist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
/*2*/ for (INIT1=1,LOOP1=RMRP,rofs=(0-L4)<<32|((0-M2*4)&0xffffffff); LOOP1--; INIT1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
/*1*/ for (INIT0=1,LOOP0=M2/W,rofs=(0-W*8)<<32|((0-W*8)&0xffffffff); LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
    exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, (*W*8)<<32|((W*8), EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?L(W*4)<<32|(M2*4):0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &oofs, rofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0xffffffff, OP_NOP, OLL); /* stage#1 */

    mop(OP_LDR, 3, &BR[1][0][1], (U11)b0[0], (U11)cofs, MSK_W1, (U11)b[0], M2, 0, 0, (U11)NULL, M2); /* stage#1 */
    mop(OP_LDR, 3, &BR[1][0][0], (U11)b1[0], (U11)cofs, MSK_W1, (U11)b[0], M2, 0, 0, (U11)NULL, M2); /* stage#1 */
    mop(OP_LDR, 3, &BR[1][1][1], (U11)b2[0], (U11)cofs, MSK_W1, (U11)b[0], M2, 0, 0, (U11)NULL, M2); /* stage#1 */
    mop(OP_LDR, 3, &BR[1][1][0], (U11)b3[0], (U11)cofs, MSK_W1, (U11)b[0], M2, 0, 0, (U11)NULL, M2); /* stage#1 2KB */
/*dup load*/mop(OP_LDWR, 1, &BR[1][2][1], (U11)a0[CHIP], (U11)rofs, MSK_W1, (U11)a0[CHIP], L*RMRP, 0, 0, (U11)NULL, L*RMRP); /* stage#1 16KB */
exe(OP_FML, &AR[2][0], BR[1][0][1], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
exe(OP_FML, &AR[2][1], BR[1][0][0], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
exe(OP_FML, &AR[2][2], BR[1][1][1], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
exe(OP_FML, &AR[2][3], BR[1][1][0], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */

sgemm00_core1( 2, 1, 3);
sgemm00_core1( 3, 2, 4);
sgemm00_core1( 4, 3, 5);
sgemm00_core1( 5, 4, 6);
sgemm00_core1( 6, 5, 7);
sgemm00_core1( 7, 6, 8);
sgemm00_core1( 8, 7, 9);
sgemm00_core1( 9, 8, 10);
sgemm00_core1(10, 9, 11);
sgemm00_core1(11, 10, 12);
sgemm00_core1(12, 11, 13);
sgemm00_core1(13, 12, 14);
sgemm00_core1(14, 13, 15);
sgemm00_core1(15, 14, 16);
sgemm00_core1(16, 15, 17);
sgemm00_core1(17, 16, 18);
sgemm00_core1(18, 17, 19);
sgemm00_core1(19, 18, 20);
sgemm00_core1(20, 19, 21);
sgemm00_core1(21, 20, 22);
sgemm00_core1(22, 21, 23);
sgemm00_core1(23, 22, 24);

sgemm00_core1(59, 58, 60);
sgemm00_core1(60, 59, 61); /* H=60 */
/*final*/
sgemm00_final(61, 62);

} } }
//EMAXSA end
} }
//EMAXSA drain_dirty_lmm
}

```

3.5.3 Inverse matrix (1/3)

```
cent% make -f Makefile-csim.emax6+dma inv-csim.emax6+dma clean
cent% ../../src/csim/csim -x inv-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma inv-zynq.emax6+dma clean
zynq% ./inv-zynq.emax6+dma
```




Figure.3.54: Inverse matrix

This is a 512x512 inverse matrix calculation (LU decomposition). Eight rows are calculated by one burst operation. Mapdist = 0 because it is NOT stencil calculation.

```
/* LU Decompose */
for (i=0; i<M+1; i++)
    p[i] = i;
for (i=0; i<M; i++) {
    pmax = 0.0;
    k = -1;
    for (j=i; j<M; j++) {
        if (pmax < fabsf(A[p[j]*M+i])) {
            pmax = fabsf(A[p[j]*M+i]);
            k = j;
        }
    }
    if (k == -1) {
        fprintf(stderr, "can't solve\n");
        exit(1);
    }
    j = p[k]; p[k] = p[i]; p[i] = j;
    A[p[i]*M+i] = 1.0/A[p[i]*M+i];
    for (j=i+1; j<M; j++) {
        A[p[j]*M+i] *= A[p[i]*M+i];
        for (k=i+1; k<M; k++)
            A[p[j]*M+k] -= A[p[j]*M+i]*A[p[i]*M+k];
    }
}
```

```

/* LU Decompose */
for (i=0; i<M+1; i++)
    p[i] = i;
for (i=0; i<M; i++) { /* Column direction */
    pmax = 0.0;
    k = -1;
    for (j=i; j<M; j++) { /* Search in row direction */
        if (pmax < fabsf(A[p[i]*M+i])) {
            pmax = fabsf(A[p[j]*M+i]);
            k = j;
        }
    }
    if (k == -1) {
        fprintf(stderr, "can't solve\n");
        exit(1);
    }
    j = p[k]; p[k] = p[i]; p[i] = j;
    A[p[i]*M+i] = 1.0/A[p[i]*M+i];
    for (j=i+1; j<M; j++) /* row direction */
        A[p[j]*M+i] *= A[p[i]*M+i];
    for (j=i+1; j<M; j+=NCHIP*H); /* row direction */
    /***** */
    for (CHIP=0; CHIP<NCHIP; CHIP++) {
        for (k=0; k<M-(i+1); k++) /* Innermost row direction */
            for (h=0; h<H; h++) { /* vertical (parallel) execution */
                if (j+h*NCHIP+CHIP*k) -= A[p[j+h*NCHIP+CHIP]*M+i]*A[p[i]*M+i+k];
                /* Unlike successive inverses, repeat element-wise single subtraction instead of accumulate */
                /* const:A[p[j]] [0] * LMM A[p[ 0]][*] */
                /* ↓ ↓ */
                /* LMM A[p[j>0]][*] accumulate (No dependency due to j, j + 1, ..., 479 in column direction) */
            }
        /***** */
        /* + - - - - - - - - - - - - */ /* A[p[i]] First row */ /* The first row can be reused until i update */
        /* | * > > > > > > > > > */ /* A[p[j]] Subtract from next line */ /* Map one row to LMM */
        /* | v + - - - - - - - - - - */
        /* | v | * > > > > > > */ /* Repeat j += 60 until i is updated with accommodating M / 60 */
        /* | v | v + - - - - - - - - */ /* Fraction control by line number comparison and cst */
        /* | v | v - + - - - - - - */ /* + CHIP#1 h=0 */
        /* | v | v - - + - - - - */ /* + CHIP#0 h=1 */
        /* | v | v - - + - - - - */ /* + CHIP#1 h=1 */
        /* | v | v - - - - + - - */ /* + CHIP#0 h=2 */
        /* | v | v - - - - - + - */ /* + CHIP#1 h=2 */
        /* | v | v - - - - - - + - */ /* + CHIP#0 h=3 */
        /* | v | v - - - - - - - + - */ /* + CHIP#1 h=3 */
        /***** */ /* Up to 60 rows can be mapped */
    }
}
/***** */
}

```

```

/* LU 分解 */
for (i=0; i<M+1; i++)
    p[i] = i;
for (i=0; i<M; i++) { /* 列方向 */
    pmax = 0.0;
    k = -1;
    for (j=i; j<M; j++) { /* 行方向に探索 */
        if (pmax < fabsf(A[j*M+i])) {
            pmax = fabsf(A[j*M+i]);
            k = j;
        }
    }
    if (k == -1) {
        fprintf(stderr, "can't solve\n");
        exit(1);
    }
    j = p[k]; p[k] = p[i]; p[i] = j;
    for (j=0; j<M; j++) { /* real pivoting */
        tmp = A[k*M+j]; A[k*M+j] = A[i*M+j]; A[i*M+j] = tmp;
    }
    A[i*M+i] = 1.0/A[i*M+i];
    for (j=i+1; j<M; j++) /* 行方向 */
        A[j*M+i] *= A[i*M+i];

    Uint *top = &A[i*M+i];
    Uint *topw = (U11)*top;
    Uint len = M-i;
    Uint len2 = len+(RMGRP-1)*M;
    Uint grp;
    /* FPGA 実機で j-loop の最終 (len=1) が動かないで、ついでに ARM のほうが速そうな len を ARM で実行 2019/3/1 Nakashima */
    if (len < 16) { /* len<1 でも正常なので性能最大化で決めてよい */
        for (j=i+1; j<M; j+=NCHIP*H*RMGRP) { /* 行方向 */
            for (CHIP=0; CHIP<NCHIP; CHIP++)
                for (h=0; h<H; h++) { /* vertical (parallel) execution */
                    for (grp=0; grp<RMGRP; grp++) {
                        for (k=0; k<M-(i+1); k++) { /* 最内列方向 */
                            if (j+h*NCHIP*RMGRP+CHIP*RMGRP+grp<0) A[(j+h*NCHIP*RMGRP+CHIP*RMGRP+grp)*M+i+k] -= A[(j+h*NCHIP*RMGRP+CHIP*RMGRP+grp)*M+i]*A[i*M+i+k];
                        }
                    }
                }
            for (j=i+1; j<M; j+=NCHIP*H*RMGRP) { /* 行方向 */
                ****
                Uint 100[NCHIP], 101[NCHIP], 102[NCHIP], 103[NCHIP], 104[NCHIP], 105[NCHIP], 106[NCHIP], 107[NCHIP]; /* j<M-(h*NCHIP+CHIP) */
                Uint 108[NCHIP], 109[NCHIP], 110[NCHIP], 111[NCHIP], 112[NCHIP], 113[NCHIP], 114[NCHIP], 115[NCHIP]; /* j<M-(h*NCHIP+CHIP) */
                Uint *d00[NCHIP], *d01[NCHIP], *d02[NCHIP], *d03[NCHIP], *d05[NCHIP], *d06[NCHIP], *d07[NCHIP]; /* A[p[j+b*NCHIP+CHIP]*M+k] */
                Uint *d08[NCHIP], *d09[NCHIP], *d10[NCHIP], *d11[NCHIP], *d12[NCHIP], *d13[NCHIP], *d14[NCHIP], *d15[NCHIP]; /* A[p[j+b*NCHIP+CHIP]*M+k] */
                Uint *d00w[NCHIP], *d01w[NCHIP], *d02w[NCHIP], *d03w[NCHIP], *d04w[NCHIP], *d05w[NCHIP], *d07w[NCHIP]; /* A[p[j+h*NCHIP+CHIP]*M+k] */
                Uint *d08w[NCHIP], *d09w[NCHIP], *d10w[NCHIP], *d11w[NCHIP], *d12w[NCHIP], *d13w[NCHIP], *d15w[NCHIP]; /* A[p[j+h*NCHIP+CHIP]*M+k] */
                for (CHIP=0; CHIP<NCHIP; CHIP++)
                    CHIP+=H*RMGRP;
                if (j+h*NCHIP*RMGRP+CHIP*RMGRP+grp<0) A[(j+h*NCHIP*RMGRP+CHIP*RMGRP+grp)*M+i+k] -= A[(j+h*NCHIP*RMGRP+CHIP*RMGRP+grp)*M+i]*A[i*M+i+k];
                100[NCHIP]=(j+0*NCHIP*RMGRP+CHIP*RMGRP)*M;101[NCHIP]=(j+1*NCHIP*RMGRP+CHIP*RMGRP)*M;
                114[NCHIP]=(j+14*NCHIP*RMGRP+CHIP*RMGRP)*M;115[NCHIP]=(j+15*NCHIP*RMGRP+CHIP*RMGRP)*M;116[NCHIP]=(j+16*NCHIP*RMGRP+CHIP*RMGRP)*M;
                d00[CHIP] = &A[100[CHIP]*M+i];
                d01[CHIP] = &A[101[CHIP]*M+i];
                :
                d14[CHIP] = &A[114[CHIP]*M+i];
                d15[CHIP] = &A[115[CHIP]*M+i];
                d00w[CHIP] = (U11)*d00[CHIP];
                d01w[CHIP] = (U11)*d01[CHIP];
                :
                d14w[CHIP] = (U11)*d14[CHIP];
                d15w[CHIP] = (U11)*d15[CHIP];
            }
        }
    }
    //EMAXSA begin inv_xl mapdist=0
    /* */ for (CHIP=0; CHIP<NCHIP; CHIP++) {
        /* */ for (INITI=1,LOOP1=RMGRP,rofs=0-M; LOOP1--; INITI=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
            /* */ for (INITO=1,LOOP0=M-(i+1),cofs=0; LOOP0--; INITO=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
                exe(OP_ADD, &cofs, INITO?cofs:cofs, EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffff, OP_NOP, OLL); /* stage#0 */
                exe(OP_ADD, &cofs, rofs, EXP_H3210, INITO?M+4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
                exe(OP_ADD, &cofs, cofx, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffff, OP_NOP, OLL); /* stage#1 */
                exe(OP_CMP_LT, &cco, 100[NCHIP], EXP_H3210, M, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 LD
                mop(OP_LDWR, 1, &BR[2][2][1], top, cofx, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[i]*M+k]
                stage#2
                mop(OP_LDWR, 1, &BR[2][0][1], doo[CHIP], oofs, MSK_WO, d00w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                stage#2 -->
                mop(OP_LDWR, 1, &BR[2][1][1], doo1[CHIP], oofs, MSK_WO, d01w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                stage#2 -->
                exe(OP_FM, &AR[2][0], BR[2][0][1], EXP_H3210, BR[2][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, 0); /* stage#2 | ■■■ | AR[1]
                cex(OP_CE, &exo0, 0, 0, 0, cco, Oxaaaa);
                mop(OP_STWR, ex0, &AR[2][0], oofs, d01[CHIP], MSK_D0, d01w[CHIP], len2, 0, 1, NULL, len2); /* stage#2 | + ST v
                /* */ if (H>1)
                    exe(OP_CMP_LT, &cco, 101[NCHIP], EXP_H3210, M, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
                    mop(OP_LDWR, 1, &BR[3][2][1], top, cofx, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[i]*M+k]
                    stage#3
                    mop(OP_LDWR, 1, &BR[3][0][1], do1[CHIP], oofs, MSK_WO, d01w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#3 -->
                    mop(OP_LDWR, 1, &BR[3][1][1], do1[CHIP], rofs, MSK_WO, d01w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#3 -->
                    exe(OP_FM, &AR[3][0], BR[3][0][1], EXP_H3210, BR[3][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, 0); /* stage#3 | ■■■ |
                    cex(OP_CE, &exo0, 0, 0, 0, cco, Oxaaaa);
                    mop(OP_STWR, ex0, &AR[3][0], oofs, d01[CHIP], MSK_D0, d01w[CHIP], len2, 0, 1, NULL, len2); /* stage#3 | + ST v
                /* */ if (H>12)
                    exe(OP_CMP_LT, &cco, 112[NCHIP], EXP_H3210, M, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13 LD
                    mop(OP_LDWR, 1, &BR[14][2][1], top, cofx, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[i]*M+k]
                    stage#14
                    mop(OP_LDWR, 1, &BR[14][0][1], d12[CHIP], oofs, MSK_WO, d12w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#14 -->
                    mop(OP_LDWR, 1, &BR[14][1][1], d12[CHIP], rofs, MSK_WO, d12w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#14 -->
                    exe(OP_FM, &AR[14][0], BR[14][0][1], EXP_H3210, BR[14][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, 0); /* stage#14 | ■■■ |
                    cex(OP_CE, &exo0, 0, 0, 0, cco, Oxaaaa);
                    mop(OP_STWR, ex0, &AR[14][0], oofs, d12[CHIP], MSK_D0, d12w[CHIP], len2, 0, 1, NULL, len2); /* stage#14 | + ST v
                /* */ if (H>13)
                    exe(OP_CMP_LT, &cco, 113[NCHIP], EXP_H3210, M, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#14 LD
                    mop(OP_LDWR, 1, &BR[15][2][1], top, cofx, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[i]*M+k]
                    stage#15
                    mop(OP_LDWR, 1, &BR[15][0][1], d13[CHIP], oofs, MSK_WO, d13w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#15 -->
                    mop(OP_LDWR, 1, &BR[15][1][1], d13[CHIP], rofs, MSK_WO, d13w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#15 -->
                    exe(OP_FM, &AR[15][0], BR[15][0][1], EXP_H3210, BR[15][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, 0); /* stage#15 | ■■■ |
                    cex(OP_CE, &exo0, 0, 0, 0, cco, Oxaaaa);
                    mop(OP_STWR, ex0, &AR[15][0], oofs, d13[CHIP], MSK_D0, d13w[CHIP], len2, 0, 1, NULL, len2); /* stage#15 | + ST v
                /* */ if (H>14)
                    exe(OP_CMP_LT, &cco, 114[NCHIP], EXP_H3210, M, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#15 LD
                    mop(OP_LDWR, 1, &BR[16][2][1], top, cofx, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[i]*M+k]
                    stage#16
                    mop(OP_LDWR, 1, &BR[16][0][1], d14[CHIP], oofs, MSK_WO, d14w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#16 -->
                    mop(OP_LDWR, 1, &BR[16][1][1], d14[CHIP], rofs, MSK_WO, d14w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#16 -->
                    exe(OP_FM, &AR[16][0], BR[16][0][1], EXP_H3210, BR[16][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, 0); /* stage#16 | ■■■ |
                    cex(OP_CE, &exo0, 0, 0, 0, cco, Oxaaaa);
                    mop(OP_STWR, ex0, &AR[16][0], oofs, d14[CHIP], MSK_D0, d14w[CHIP], len2, 0, 1, NULL, len2); /* stage#16 | + ST v
                /* */ if (H>15)
                    exe(OP_CMP_LT, &cco, 115[NCHIP], EXP_H3210, M, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#16 LD
                    mop(OP_LDWR, 1, &BR[17][2][1], top, cofx, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[i]*M+k]
                    stage#17
                    mop(OP_LDWR, 1, &BR[17][0][1], d15[CHIP], oofs, MSK_WO, d15w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#17 -->
                    mop(OP_LDWR, 1, &BR[17][1][1], d15[CHIP], rofs, MSK_WO, d15w[CHIP], len2, 0, 1, NULL, len2); /* A[p[j+h*NCHIP+CHIP]*M+k]
                    stage#17 -->
                    exe(OP_FM, &AR[17][0], BR[17][0][1], EXP_H3210, BR[17][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, 0); /* stage#17 | ■■■ |
                    cex(OP_CE, &exo0, 0, 0, 0, cco, Oxaaaa);
                    mop(OP_STWR, ex0, &AR[17][0], oofs, d15[CHIP], MSK_D0, d15w[CHIP], len2, 0, 1, NULL, len2); /* stage#17 | + ST v
                /* */ endif
            }
        }
    }
    //EMAXSA end
    ****
} /* j-loop */
//EMAXSA drain_dirty_lmm

```

inv+rmm-inv_x1-emax6.obj

BR/row: max=11 min=4 ave=9 EA/row: max=4 min=0 ave=3 ARpass/row: max=0




Figure.3.55: 逆行列 (1/3)

3.5.4 Inverse matrix (2/3)

Here is a 512x512 inverse matrix calculation (forward elimination). Eight rows are calculated by one burst operation. Mapdist = 0 because it is NOT stencil calculation.

```

/* 逆行列前半 */
for (i=0; i<M; i++) {
    for (j=0; j<M; j++)
        b[p[j]] = (i==j)?1.0:0.0;
/*for (j=1; j<M; j++) { /*通常の連立一時方程式の場合*/
for (j=i+1; j<M; j++) { /*逆行列 (b[]!=E) の場合,k<i では b[]==0 なので j=i+1 から開始 */
    /*for (k=0; k<j; k++) /*通常の連立一時方程式の場合*/
        for (k=i; k<j; k++) /*逆行列 (b[]!=E) の場合,k<i では b[]==0 なので k=i から開始 */
            b[p[j]] -= A[p[j]*M+k]*b[p[k]];
}
}

/* 逆行列求める */
for (i=0; i<M; i++) { /*列方向 */
    for (j=0; j<M; j++) /*行方向 */
        b[i*M+j] = (i==j)?1.0:0.0;
}
for (i=0; i<M; i+=NCHIP*H) { /*列方向 */
    for (j=1; j<M; j++) { /*行方向 */
        /******
         * for (CHIP=0; CHIP<NCHIP; CHIP++) {
         *     for (k=0; k<j; k++) { /*最内列方向 */
         *         for (h=0; h<H; h++) { /*vertical (parallel) execution */
         *             b[(i+NCHIP*H+h)*M+j] -= A[p[j]*M+k]*b[(i+CHIP*H+h)*M+k];
         *             /* b[*] を縦に配置する場合、も縦配置。j が列方向に対応するが列方向の移動で k も長くなる */
         *             /* 可変長 k を H 方向に展開写像するのは難しい。k は read-modify-write の回転数に写像するしかない */
         *             /* b[*] と A[j][k] が同一 LMM に入る前提 最大 64KB/4/2=各 8K 要素,b[*] をいかに動かさないか */
         *             /* 回転数 j を一齊適用するには,i を WxH 方向に展開するのが自然 */
         *             /* ↓★ A[p[j]][*] を broadcast 可能 各 A[p[j]][*] は p[j] が不連続なので 1K 要素まで収容。つまり二重ループ展開は無理 */
         *             /* +-----+ +-----+ +-----+ +-----+ */
         *             /* b[ 3][j]-=A[p[j]][0:j-1] b[ 3][0:j-1] b[ 2][*] b[ 1][*] b[ 0][*] */
         *             /* */
         *             /* b[ 7][j]-=A[p[j]][0:j-1] b[ 7][0:j-1] b[ 6][*] b[ 5][*] b[ 4][*] */
         *             /* b[59][j]-=A[p[j]][0:j-1] b[59][0:j-1] b[58][*] b[57][*] b[56][*] */
         *         }
         *     }
        }
    }
}
*****
```

```

/* 逆行行列前半 */
for (i=0; i<M; i++) { /* 列方向 */
    for (j=0; j<M; j++) { /* 行方向 */
        b[i*M+j] = (i==j)?1.0:0.0;
    }
}
for (i=0; i<M; i+=NCHIP*H) { /* 列方向 */
/*for (j=1; j<M; j++) { /* 通常の連立一時方程式の場合 */
    for (j=i+1; j<M; j++) { /* 逆行行列 (b[]-E) の場合, k<i では b[]==0 なので j=i+1 から開始 */
        Uint *top = &A[p[j]*M+i];
        Uint *topw = (U11)*top;
        /*Uint len = (j+1)/2;*/
        Uint len = j-1; /* b が単位行列の場合, k では b[]==0 なので k=i から開始 */
        /****** */
        if (len < 2) { /* len<1 でも正常なので性能最大化で決めてよい */
            for (CHIP=0; CHIP<NCHIP; CHIP++)
                /*for (k=0; k<j; k++) { /* 通常の連立一時方程式の場合 */
                    for (k=i; k<j; k++) { /* 逆行行列 (b[]-E) の場合, k では b[]==0 なので k=i から開始 */
                        for (h=0; h<H; h++) { /* vertical (parallel) execution */
                            b[(i+NCHIP*h)+M+j] -= A[p[j]*M+k]*b[(i+NCHIP*h)+M+k];
                        }
                    }
                }
            else {
                Uint jc = j-i;
                U11 Ajk; /* k=0...j-1 */
                U11 b001;
                Uint 1000[NCHIP], 1010[NCHIP], 1020[NCHIP], 1030[NCHIP], 1040[NCHIP], 1050[NCHIP], 1060[NCHIP], 1070[NCHIP]; /* (i+NCHIP*h+h+W+w) */
                Uint 1080[NCHIP], 1090[NCHIP], 1100[NCHIP], 1110[NCHIP], 1120[NCHIP], 1130[NCHIP], 1140[NCHIP], 1150[NCHIP]; /* (i+NCHIP*h+h+W+w) */
                Uint *t000[NCHIP], *t010[NCHIP], *t020[NCHIP], *t030[NCHIP], *t040[NCHIP], *t050[NCHIP], *t070[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080[NCHIP], *t090[NCHIP], *t020w[NCHIP], *t030w[NCHIP], *t040w[NCHIP], *t050w[NCHIP], *t070w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* (i+NCHIP*h+h+W+w)*M+k */
                for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
                    1000[CHIP] = (i+NCHIP*h+0)*M; 1010[CHIP] = (i+NCHIP*h+1)*M; 1020[CHIP] = (i+NCHIP*h+2)*M; 1030[CHIP] = (i+NCHIP*h+3)*M;
                    :
                    1120[CHIP] = (i+NCHIP*h+12)*M; 1130[CHIP] = (i+NCHIP*h+13)*M; 1140[CHIP] = (i+NCHIP*h+14)*M; 1150[CHIP] = (i+NCHIP*h+15)*M;
                    t000[CHIP] = &b[1000[CHIP]+i]; t010[CHIP] = &b[1010[CHIP]+i];
                    :
                    t140[CHIP] = &b[1140[CHIP]+i]; t150[CHIP] = &b[1150[CHIP]+i];
                    t000w[CHIP] = (U11)*t000[CHIP]; t010w[CHIP] = (U11)*t010[CHIP];
                    :
                    t140w[CHIP] = (U11)*t140[CHIP]; t150w[CHIP] = (U11)*t150[CHIP];
                    d000[CHIP] = &b[1000[CHIP]+j]; d010[CHIP] = &b[1010[CHIP]+j];
                    :
                    d140[CHIP] = &b[1140[CHIP]+j]; d150[CHIP] = &b[1150[CHIP]+j];
                    d000w[CHIP] = (U11)*d000[CHIP]; d010w[CHIP] = (U11)*d010[CHIP];
                    :
                    d140w[CHIP] = (U11)*d140[CHIP]; d150w[CHIP] = (U11)*d150[CHIP];
                }
            }
        }
    }
}

//EMAXSA begin inv_x2 mapdist=0
/* */ for (CHIP=0; CHIP<NCHIP; CHIP++) {
/* */ for (INITO=1,LOOP=0;jc,cofs=0-4; LOOP--; INITO=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
    exe(OP_ADD, &cofs, cofc, EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffLLL, OP_NOP, OLL); /* stage#0 */
    mop(OP_LDWR, 1, &Ajk, cofc, top, cofc, MSK_W0, topw, len, 0, 0, NULL, len); /* A[p[j]*M+k] */
    mop(OP_LDWR, 1, &BR[1][3][1], t000[CHIP], cofc, MSK_W0, t000w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
    mop(OP_LDWR, 1, &b000, d000[CHIP], 0, MSK_W0, d000w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
    exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[1][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2.0 +- xxxx+ST v */
    mop(OP_STWR, 1, &b000, 0, d000[CHIP], MSK_DO, d000w[CHIP], 1, 0, 1, NULL, 1); /* stage#2.0 -----xxx */

    #if (H>1)
        mop(OP_LDWR, 1, &BR[2][3][1], t010[CHIP], cofc, MSK_W0, t010w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d010[CHIP], 0, MSK_W0, d010w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
        exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[2][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3.0 +- xxxx+ST v */
        mop(OP_STWR, 1, &b000, 0, d010[CHIP], MSK_DO, d010w[CHIP], 1, 0, 1, NULL, 1); /* stage#3.0 -----xxx */

        #if (H>8)
            mop(OP_LDWR, 1, &BR[9][3][1], t080[CHIP], cofc, MSK_W0, t080w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
            mop(OP_LDWR, 1, &b000, d080[CHIP], 0, MSK_W0, d080w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
            exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[9][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10.0 -----xxx */
            mop(OP_STWR, 1, &b000, 0, d080[CHIP], MSK_DO, d080w[CHIP], 1, 0, 1, NULL, 1); /* stage#10.0-----xxx */

            #if (H>9)
                mop(OP_LDWR, 1, &BR[10][3][1], t090[CHIP], cofc, MSK_W0, t090w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
                mop(OP_LDWR, 1, &b000, d090[CHIP], 0, MSK_W0, d090w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
                exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[10][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11.0 -----xxx */
                mop(OP_STWR, 1, &b000, 0, d090[CHIP], MSK_DO, d090w[CHIP], 1, 0, 1, NULL, 1); /* stage#11.0-----xxx */

                #if (H>10)
                    mop(OP_LDWR, 1, &BR[11][3][1], t100[CHIP], cofc, MSK_W0, t100w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
                    mop(OP_LDWR, 1, &b000, d100[CHIP], 0, MSK_W0, d100w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
                    exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[11][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#12.0 -----xxx */
                    mop(OP_STWR, 1, &b000, 0, d100[CHIP], MSK_DO, d100w[CHIP], 1, 0, 1, NULL, 1); /* stage#12.0-----xxx */

                    #if (H>11)
                        mop(OP_LDWR, 1, &BR[12][3][1], t110[CHIP], cofc, MSK_W0, t110w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
                        mop(OP_LDWR, 1, &b000, d110[CHIP], 0, MSK_W0, d110w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
                        exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[12][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13.0 -----xxx */
                        mop(OP_STWR, 1, &b000, 0, d110[CHIP], MSK_DO, d110w[CHIP], 1, 0, 1, NULL, 1); /* stage#13.0-----xxx */

                        #if (H>12)
                            mop(OP_LDWR, 1, &BR[13][3][1], t120[CHIP], cofc, MSK_W0, t120w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
                            mop(OP_LDWR, 1, &b000, d120[CHIP], 0, MSK_W0, d120w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
                            exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[13][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#14.0 -----xxx */
                            mop(OP_STWR, 1, &b000, 0, d120[CHIP], MSK_DO, d120w[CHIP], 1, 0, 1, NULL, 1); /* stage#14.0-----xxx */

                            #if (H>13)
                                mop(OP_LDWR, 1, &BR[14][3][1], t130[CHIP], cofc, MSK_W0, t130w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
                                mop(OP_LDWR, 1, &b000, d130[CHIP], 0, MSK_W0, d130w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
                                exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[14][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#15.0 -----xxx */
                                mop(OP_STWR, 1, &b000, 0, d130[CHIP], MSK_DO, d130w[CHIP], 1, 0, 1, NULL, 1); /* stage#15.0-----xxx */

                                #if (H>14)
                                    mop(OP_LDWR, 1, &BR[15][3][1], t140[CHIP], cofc, MSK_W0, t140w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
                                    mop(OP_LDWR, 1, &b000, d140[CHIP], 0, MSK_W0, d140w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
                                    exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[15][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#16.0 -----xxx */
                                    mop(OP_STWR, 1, &b000, 0, d140[CHIP], MSK_DO, d140w[CHIP], 1, 0, 1, NULL, 1); /* stage#16.0-----xxx */

                                    #if (H>15)
                                        mop(OP_LDWR, 1, &BR[16][3][1], t150[CHIP], cofc, MSK_W0, t150w[CHIP], len, 0, 1, NULL, len); /* b[(i+NCHIP*h+h+W+w)*M+k] */
                                        mop(OP_LDWR, 1, &b000, d150[CHIP], 0, MSK_W0, d150w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+NCHIP*h+h+W+w)*M+j] */
                                        exe(OP_FMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[16][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#17.0 -----xxx */
                                        mop(OP_STWR, 1, &b000, 0, d150[CHIP], MSK_DO, d150w[CHIP], 1, 0, 1, NULL, 1); /* stage#17.0-----xxx */
                                    #endif
                                #endif
                            #endif
                        #endif
                    #endif
                #endif
            #endif
        #endif
    #endif
}

//EMAXSA end
//EMAXSA drain_dirty_lmm
} /* else */
/****** */
} /* j-loop */
}

```

inv+rmm-inv_x2-emax6.obj

BR/row: max=5 min=1 ave=4 EA/row: max=5 min=0 ave=4 ARpass/row: max=0




Figure.3.56: 逆行列 (2/3)

3.5.5 Inverse Matrix (3/3)

This is a 512x512 inverse matrix calculation (backward substitution). Eight rows are calculated by one burst operation. Mapdist = 0 because it is NOT stencil calculation.

```
/* 逆行列後半 */
for (i=0; i<M; i+=NCHIP*H) { /* 列方向 */
    for (j=M-1; j>=0; j--) { /* 行方向 */
        /*****
        for (k=M-1; k>j; k--) {
            for (k=M-1; k>j; k--)
                b[p[j]] -= A[p[j]*M+k]*x[k];
            inv0[j*M+p[i]] = x[j] = b[p[j]]*A[p[j]*M+j];
        }
        *****/
        for (CHIP=0; CHIP<NCHIP; CHIP++) {
            for (k=M-1; k>j; k--) { /* 最内列方向 */
                for (h=0; h<H; h++) { /* vertical (parallel) execution */
                    b[(i+CHIP*H+h)*M+j] -= A[p[j]*M+k]*x[(i+CHIP*H+h)*M+k];
                    /* x[*] と A[*][*] が同一 LMM に入る前提 最大 64KB/4=各 8K 要素,x[*] をいかに動かさないか */
                    /* 回転数 j を一齊適用するには,i を WxH 方向に展開するのが自然 */
                    /*
                     ↓★ A[p[j]][*] を broadcast 可能 各 A[p[j]][*] は p[j] が不連続なので 1K 要素まで収容、つまり二重ループ展開は無理 */
                    /* +-----+ +-----+ +-----+ +-----+ */
                    /* b[ 3][j]-=A[p[j]][M-1:j+1] x[ 3][M-1:j+1] b[ 2][*] b[ 1][*] b[ 0][*] */
                    /*
                    /* b[ ?][j]-=A[p[j]][M-1:j+1] x[ ?][M-1:j+1] b[ 6][*] b[ 5][*] b[ 4][*] */
                    /* b[59][j]-=A[p[j]][M-1:j+1] x[59][M-1:j+1] b[58][*] b[57][*] b[56][*] */
                }
            }
            *****/
            for (CHIP=0; CHIP<NCHIP; CHIP++) {
                for (h=0; h<H; h++) { /* vertical (parallel) execution */
                    inv1[j*M+p[i+CHIP*H+h+w]] = x[(i+CHIP*H+h)*M+j] = A[p[j]*M+j]*b[(i+CHIP*H+h)*M+j]; /* PIO にて LMM の x[i*M+j] を直接更新 */
                    /* i はそのままで,j を切替え */
                }
            }
        }
    }
}
```

```

/* 逆行列後半 */
for (i=0; i<M; i+=NCHIP*N) { /* 列方向 */
    for (j=M-1; j>0; j--) { /* 行方向 */
        if (j<M-1) {
            Uint *top = &A[p[j]*M+j+1];
            Uint *topw = (U11)*top;
            Uint len = M-j-1;
            /****** */
            if (len < 2) { /* len<1 でも正常なので性能最大化で決めてよい */
                for (CHIP=0; CHIP<NCHIP; CHIP++) {
                    for (k=M-1; k>j; k--) { /* 最内列方向 */
                        for (h=0; h<H; h++) { /* vertical (parallel) execution */
                            b[(i+CHIP*N+h)*M+j] = A[p[j]*M+k]*x[(i+CHIP*N+h)*M+k];
                        }
                    }
                }
            } else {
                Uint jc = M-j-1;
                U11 Ajk; /* k=j+1...M-1 */
                U11 b000, b001;
                Uint 1000[NCHIP], 1010[NCHIP], 1020[NCHIP], 1030[NCHIP], 1040[NCHIP], 1050[NCHIP], 1060[NCHIP]; /* (i+CHIP*W*H+h*W+w) */
                Uint 1080[NCHIP], 1090[NCHIP], 1100[NCHIP], 1110[NCHIP], 1120[NCHIP], 1130[NCHIP], 1140[NCHIP], 1150[NCHIP]; /* (i+CHIP*W*H+h*W+w) */
                Uint *t000[NCHIP], *t010[NCHIP], *t020[NCHIP], *t030[NCHIP], *t040[NCHIP], *t050[NCHIP], *t060[NCHIP], *t070[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                Uint *t080[NCHIP], *t090[NCHIP], *t100[NCHIP], *t110[NCHIP], *t120[NCHIP], *t130[NCHIP], *t140[NCHIP], *t150[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                Uint *t00w[NCHIP], *t01w[NCHIP], *t02w[NCHIP], *t03w[NCHIP], *t04w[NCHIP], *t05w[NCHIP], *t06w[NCHIP], *t07w[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                Uint *t08w[NCHIP], *t09w[NCHIP], *t10w[NCHIP], *t11w[NCHIP], *t12w[NCHIP], *t13w[NCHIP], *t14w[NCHIP], *t15w[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                Uint *t000w[NCHIP], *t010w[NCHIP], *t020w[NCHIP], *t030w[NCHIP], *t040w[NCHIP], *t050w[NCHIP], *t060w[NCHIP], *t070w[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                Uint *t000w[NCHIP], *t010w[NCHIP], *t020w[NCHIP], *t030w[NCHIP], *t040w[NCHIP], *t050w[NCHIP], *t060w[NCHIP], *t070w[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                Uint *t080w[NCHIP], *t090w[NCHIP], *t100w[NCHIP], *t110w[NCHIP], *t120w[NCHIP], *t130w[NCHIP], *t140w[NCHIP], *t150w[NCHIP]; /* b[(i+CHIP*W*H+h*W+w)*M+k] */
                for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output port channels are parallelized by multi-chip (OC/#chip) */
                    1000[CHIP] = (i+CHIP*N+h)*M+j+1; 1010[CHIP] = (i+CHIP*N+h+1)*M+j+1;
                    :
                    1140[CHIP] = (i+CHIP*N+h+14)*M+j+1; 1150[CHIP] = (i+CHIP*N+h+15)*M+j+1;
                    t000[CHIP] = &x[1000[CHIP]]; t010[CHIP] = &x[1010[CHIP]];
                    :
                    t140[CHIP] = &x[1140[CHIP]]; t150[CHIP] = &x[1150[CHIP]];
                    t000w[CHIP] = (U11)t000[CHIP]; t010w[CHIP] = (U11)t010[CHIP];
                    :
                    t140w[CHIP] = (U11)t140[CHIP]; t150w[CHIP] = (U11)t150[CHIP];
                    d000[CHIP] = &b[1000[CHIP]-1]; d010[CHIP] = &b[1010[CHIP]-1];
                    :
                    d140[CHIP] = &b[1140[CHIP]-1]; d150[CHIP] = &b[1150[CHIP]-1];
                    d000w[CHIP] = (U11)d000[CHIP]; d010w[CHIP] = (U11)d010[CHIP];
                    :
                    d140w[CHIP] = (U11)d140[CHIP]; d150w[CHIP] = (U11)d150[CHIP];
                }
            }
        }
    }
}

//EMAX5A begin inv_x3 mapdist=0
/* 2 */ for (CHIP=0; CHIP<NCHIP; CHIP++) {
    /* 1 */ for (INITO=1, LOOP=jc, cofsjc=4; LOOP--; INITO=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
        exec(OP_ADD, &cofs, cofs, EXP_H3210, -4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
        mop(OP_LDWR, 1, &Ajk, top, cofs, MSK_W0, topw, len, 0, 0, NULL, len); /* * A[p[j]*M+k] */
        mop(OP_LDWR, 1, &BR[1][3][1], t000[CHIP], cofs, MSK_W0, t000w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d000[CHIP], 0, MSK_W0, d000w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[1][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2.0 + x*ST v */
        mop(OP_STWR, 1, &b000, 0, d000[CHIP], MSK_D0, d000w[CHIP], 1, 0, 1, NULL, 1); /* stage#2.0 +----- xxxx */

        #if (H>1)
        mop(OP_LDWR, 1, &BR[2][3][1], t010[CHIP], cofs, MSK_W0, t010w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d010[CHIP], 0, MSK_W0, d010w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[2][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3.0 + x*ST v */
        mop(OP_STWR, 1, &b000, 0, d010[CHIP], MSK_D0, d010w[CHIP], 1, 0, 1, NULL, 1); /* stage#3.0 +----- xxxx */
        :
        #if (H>8)
        mop(OP_LDWR, 1, &BR[9][3][1], t080[CHIP], cofs, MSK_W0, t080w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d080[CHIP], 0, MSK_W0, d080w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[9][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10.0+ x*ST v */
        mop(OP_STWR, 1, &b000, 0, d080[CHIP], MSK_D0, d080w[CHIP], 1, 0, 1, NULL, 1); /* stage#10.0+----- xxxx */
        :
        #if (H>9)
        mop(OP_LDWR, 1, &BR[10][3][1], t090[CHIP], cofs, MSK_W0, t090w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d090[CHIP], 0, MSK_W0, d090w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[10][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11.0+ x*ST v */
        mop(OP_STWR, 1, &b000, 0, d090[CHIP], MSK_D0, d090w[CHIP], 1, 0, 1, NULL, 1); /* stage#11.0+----- xxxx */
        :
        #if (H>10)
        mop(OP_LDWR, 1, &BR[11][3][1], t100[CHIP], cofs, MSK_W0, t100w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d100[CHIP], 0, MSK_W0, d100w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[11][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#12.0+ x*ST v */
        mop(OP_STWR, 1, &b000, 0, d100[CHIP], MSK_D0, d100w[CHIP], 1, 0, 1, NULL, 1); /* stage#12.0+----- xxxx */
        :
        #if (H>11)
        mop(OP_LDWR, 1, &BR[12][3][1], t110[CHIP], cofs, MSK_W0, t110w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d110[CHIP], 0, MSK_W0, d110w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[12][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13.0+----- xxxx */
        mop(OP_STWR, 1, &b000, 0, d110[CHIP], MSK_D0, d110w[CHIP], 1, 0, 1, NULL, 1); /* stage#13.0+----- xxxx */
        :
        #if (H>12)
        mop(OP_LDWR, 1, &BR[13][3][1], t120[CHIP], cofs, MSK_W0, t120w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d120[CHIP], 0, MSK_W0, d120w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[13][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#14.0+ x*ST v */
        mop(OP_STWR, 1, &b000, 0, d120[CHIP], MSK_D0, d120w[CHIP], 1, 0, 1, NULL, 1); /* stage#14.0+----- xxxx */
        :
        #if (H>13)
        mop(OP_LDWR, 1, &BR[14][3][1], t130[CHIP], cofs, MSK_W0, t130w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d130[CHIP], 0, MSK_W0, d130w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[14][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#15.0+----- xxxx */
        mop(OP_STWR, 1, &b000, 0, d130[CHIP], MSK_D0, d130w[CHIP], 1, 0, 1, NULL, 1); /* stage#15.0+----- xxxx */
        :
        #if (H>14)
        mop(OP_LDWR, 1, &BR[15][3][1], t140[CHIP], cofs, MSK_W0, t140w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d140[CHIP], 0, MSK_W0, d140w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[15][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#16.0+----- xxxx */
        mop(OP_STWR, 1, &b000, 0, d140[CHIP], MSK_D0, d140w[CHIP], 1, 0, 1, NULL, 1); /* stage#16.0+----- xxxx */
        :
        #if (H>15)
        mop(OP_LDWR, 1, &BR[16][3][1], t150[CHIP], cofs, MSK_W0, t150w[CHIP], len, 0, 1, NULL, len); /* * b[(i+CHIP*W*H+h*W+w)*M+k] */
        mop(OP_LDWR, 1, &b000, d150[CHIP], 0, MSK_W0, d150w[CHIP], 1, 0, 1, NULL, 1); /* * b[(i+CHIP*W*H+h*W+w)*M+j] */
        exe(OP_FM3, &b000, EXP_H3210, Ajk, EXP_H3210, BR[16][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#17.0+----- xxxx */
        mop(OP_STWR, 1, &b000, 0, d150[CHIP], MSK_D0, d150w[CHIP], 1, 0, 1, NULL, 1); /* stage#17.0+----- xxxx */
        :
        #endif
    }
}

//EMAX5A end
//EMAX5A drain_dirty_lmm
} /* else */
/****** */
} /* if (j<M-1) */
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (h=0; h<H; h++) { /* vertical (parallel) execution */
        inv1[j*Mp+i*(CHIP*N+h)] = A[p[j]*M+j]*b[(i+CHIP*N+h)*M+j]; /* PIO にて LMM の x[i*M+j] を直接更新 */
        /* i はそのまで、j を切替え */
    }
}
} /* j-loop */
}

```

inv+rmm-inv_x3-emax6.obj

BR/row: max=5 min=1 ave=4 EA/row: max=5 min=0 ave=4 ARpass/row: max=0




Figure.3.57: 逆行列 (3/3)

3.5.6 Lightfield Rendering

```
cent% make -f Makefile-csim.emax6+dma gather-csim.emax6+dma clean
cent% ..../src/csim/csim -x gather-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma gather-zynq.emax6+dma clean
zynq% ./gather-zynq.emax6+dma
```



Figure 3.58: Gather

This is a rendering of light field image processing with a resolution of 7500x7500. Mapdist = 0 because it is not a regular stencil calculation.

```
orig()
{
    ry = (R+ofs)*IM;
    rx = (R+ofs);
    int w, pix, cvalR, cvalG, cvalB;

    for (row=PAD; row<OM-PAD; row++) {
        for (col=PAD; col<OM-PAD; col++) {
            c = ((row>>4)*R + (((~row&15)*ofs)>>4))*IM
                + (col>>4)*R + (((~col&15)*ofs)>>4);
            cvalR=0;
            cvalG=0;
            cvalB=0;
            for (i=-1; i<=1; i++) {
                for (j=-1; j<=1; j++) {
                    Uint pix = in[c+ry*i+rx*j];
                    w = weight[WBASE+i*MAXDELTA*2+j];
                    cvalR += ((pix>>24)&255)*w;
                    cvalG += ((pix>>16)&255)*w;
                    cvalB += ((pix>> 8)&255)*w;
                    count0++;
                }
            }
            out0[row*OM+col] = ((cvalR>>8)<<24) | ((cvalG>>8)<<16) | ((cvalB>>8)<<8);
        }
    }
}
```

```
imax()
{
    U11 CHIP;
    ry = (R+ofs)*IM;
    rx = (R+ofs);
    int w, pix, cvalR, cvalG, cvalB;

    for (row=0; row<RRANGE; row++) { /* 0..381 */
        for (CHIP=0; CHIP<CHIP; CHIP++) {
            for (col=0; col<CRANGE; col++) {
                for (oc=0; oc<OMAP; oc++) {
                    c = (((CHIP*OMAP+oc)*RRANGE+row+PAD)>>4)*R + (((((CHIP*OMAP+oc)*RRANGE+row+PAD)&15)*ofs)>>4))*IM
                        + (((col+PAD)>>4)*R + (((~(col+PAD)&15)*ofs)>>4));
                    /* 256 512 256 */
                    pix = in[c+ry*(-1)+rx*(-1)]; w = 16; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    pix = in[c+ry*(-1)+rx*( 0)]; w = 32; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    pix = in[c+ry*( 0)+rx*(-1)]; w = 16; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    /* 512 1024 512 */
                    pix = in[c+ry*( 0)+rx*(-1)]; w = 32; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    pix = in[c+ry*( 0)+rx*( 0)]; w = 64; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    pix = in[c+ry*( 1)+rx*( 0)]; w = 32; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    /* 256 512 256 */
                    pix = in[c+ry*( 1)+rx*(-1)]; w = 16; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    pix = in[c+ry*( 1)+rx*( 1)]; w = 32; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    pix = in[c+ry*( 1)+rx*( 1)]; w = 16; cvalR=((pix>>24)&255)*w; cvalG=((pix>>16)&255)*w; cvalB=((pix>> 8)&255)*w;
                    count1+=9;
                    out1[((CHIP*OMAP+oc)*RRANGE+row+PAD)*OM+(col+PAD)] = ((cvalR>>8)<<24) | ((cvalG>>8)<<16) | ((cvalB>>8)<<8);
                }
            }
        }
    }
}
```

```

imax()
{
U11 CHIP; U11 LOOP1, LOOP0; U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 c0, c1, c2, c3, ex0, ex1; U11 x[NCHIP];
ry = (R+ofs)*IM; rx = (R+ofs);
UInt *ym_xm = in -ry-rx;
:

for (row=RRANGE-1; row>=0; row--) {
    int yin0[NCHIP];
    UInt *acci_y0[NCHIP];   UInt *acci_yz0[NCHIP];   UInt *acci_yp0[NCHIP];
    UInt *acco_base0[NCHIP]; UInt *acco0[NCHIP];
    :

    UInt *acco_base5[NCHIP]; UInt *acco5[NCHIP];
    for (CHIP=0; CHIP<NCHIP; CHIP++) {
        int row0 = (CHIP*OMAP+0)*RRANGE+row+PAD;
        int yout0 = row0*ON;
        yin0[CHIP] = ((row>4)*R + (((row&015)*ofs)>>4))*IM;
        acci_y0[CHIP] = in+yin0[CHIP] -ry; acci_yz0[CHIP] = in+yin0[CHIP]; acci_yp0[CHIP] = in+yin0[CHIP] +ry;
        acco_base0[CHIP] = outi+yout0+PAD; acco0[CHIP] = outi+yout0+PAD;
        :
        acco_base5[CHIP] = outi+yout5+PAD; acco5[CHIP] = outi+yout5+PAD;
    }
}

//EMAX5A begin gather mapdlist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (INIT0=1,LOOP0=CRANGE,x[CHIP]=PAD-1; LOOP0--; INIT0=0) {
        exe(OP_ADD, &x[CHIP], x[CHIP], EXP_H3210, 1LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_SUB, &x1, -1LL, EXP_H3210, x[CHIP], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 15LL, OP_NOP, OLL); /* stage#1 */
        exe(OP_MUL, &x2, 1LL, EXP_H3210, x[CHIP], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRL, 4LL); /* stage#2 */
        exe(OP_MULH, &x3, r1, EXP_H3210, (ULL)ofs, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRL, 4LL); /* stage#3 */
        exe(OP_MULH, &x4, r2, EXP_H3210, 75LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
        exe(OP_ADD3, &x5, r3, EXP_H3210, r4, EXP_H3210, (ULL)yin0[CHIP], EXP_H3210, OP_OR, OLL, OP_SLL, 2LL); /* stage#5 */
        exe(OP_ADD, &x1, r3, EXP_H3210, r4, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL); /* stage#6 */
        mop(OP_LDWR, 1, &BR[4][0][1], r0, (ULL)ym_xm, MSK_D0, (ULL)acci_y0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][1][1], r0, (ULL)ym_xz, MSK_D0, (ULL)acci_yz0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][2][1], r0, (ULL)ym_xp, MSK_D0, (ULL)acci_yp0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#4 */
        exe(OP_MULH, &r10, BR[4][0][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        exe(OP_MULH, &r11, BR[4][1][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        exe(OP_MULH, &r12, BR[4][2][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        exe(OP_MULH, &r13, BR[4][0][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
        exe(OP_MULH, &r14, BR[4][1][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
        exe(OP_MULH, &r15, BR[4][2][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
        exe(OP_MULHS, &r20, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
        mop(OP_LDWR, 1, &BR[6][0][1], r0, (ULL)yz_xm, MSK_D0, (ULL)acci_y0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#6 */
        mop(OP_LDWR, 1, &BR[6][1][1], r0, (ULL)yz_xz, MSK_D0, (ULL)acci_yz0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#6 */
        mop(OP_LDWR, 1, &BR[6][2][1], r0, (ULL)yz_xp, MSK_D0, (ULL)acci_yp0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#6 */
        exe(OP_MAUHS, &r21, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
        exe(OP_MULH, &r10, BR[6][0][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
        exe(OP_MULH, &r11, BR[6][1][1], EXP_B5410, 64LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
        exe(OP_MULH, &r12, BR[6][2][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
        exe(OP_MULH, &r13, BR[6][0][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        exe(OP_MULH, &r14, BR[6][1][1], EXP_B7632, 64LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        exe(OP_MULH, &r15, BR[6][2][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        exe(OP_MAUHS, &r22, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
        mop(OP_LDWR, 1, &BR[8][0][1], r0, (ULL)yp_xm, MSK_D0, (ULL)acci_y0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#8 */
        mop(OP_LDWR, 1, &BR[8][1][1], r0, (ULL)yp_xz, MSK_D0, (ULL)acci_yz0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#8 */
        mop(OP_LDWR, 1, &BR[8][2][1], r0, (ULL)yp_xp, MSK_D0, (ULL)acci_yp0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#8 */
        exe(OP_MAUHS, &r23, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
        exe(OP_MULH, &r10, BR[8][0][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
        exe(OP_MULH, &r11, BR[8][1][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
        exe(OP_MULH, &r12, BR[8][2][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
        exe(OP_MULH, &r13, BR[8][0][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
        exe(OP_MULH, &r14, BR[8][1][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
        exe(OP_MULH, &r15, BR[8][2][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
        exe(OP_MAUHS, &r24, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
        mop(OP_LDWR, 1, &BR[8][0][1], r0, (ULL)yz_xm, MSK_D0, (ULL)acci_y0[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#11 */
        exe(OP_MAUHS, &r20, r13, EXP_H3210, r22, EXP_H3210, r24, EXP_H3210, OP_AND, ~1LL, OP_SRLM, 8LL); /* stage#12 */
        exe(OP_MAUHS, &r21, r13, EXP_H3210, r23, EXP_H3210, r25, EXP_H3210, OP_AND, ~1LL, OP_SRLM, 8LL); /* stage#12 */
        exe(OP_MH2Bw, &r29, r31, EXP_H3210, r30, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13 */
        mop(OP_STWR, 3, &r29, (ULL)(acco0[CHIP]++), OLL, MSK_D0, (ULL)acco_base0[CHIP], CRANGE, 0, 0, (ULL)NULL, CRANGE); /* stage#13 */

        ****
        exe(OP_ADD, &x0, r1, EXP_H3210, (ULL)yin5[CHIP], EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SLL, 2LL); /* stage#53 */
        ****
        mop(OP_LDWR, 1, &BR[54][0][1], r0, (ULL)ym_xm, MSK_D0, (ULL)acci_y5[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#54 */
        mop(OP_LDWR, 1, &BR[54][1][1], r0, (ULL)ym_xz, MSK_D0, (ULL)acci_yz5[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#54 */
        mop(OP_LDWR, 1, &BR[54][2][1], r0, (ULL)ym_xp, MSK_D0, (ULL)acci_yp5[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#54 */
        exe(OP_MULH, &r10, BR[54][0][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
        exe(OP_MULH, &r11, BR[54][1][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
        exe(OP_MULH, &r12, BR[54][2][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
        exe(OP_MULH, &r13, BR[54][0][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
        exe(OP_MULH, &r14, BR[54][1][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
        exe(OP_MULH, &r15, BR[54][2][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
        exe(OP_MAUHS, &r20, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
        exe(OP_MULH, &r10, BR[56][0][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
        exe(OP_MULH, &r11, BR[56][1][1], EXP_B5410, 64LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
        exe(OP_MULH, &r12, BR[56][2][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#57 */
        exe(OP_MULH, &r13, BR[56][0][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#58 */
        exe(OP_MULH, &r14, BR[56][1][1], EXP_B7632, 64LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#58 */
        exe(OP_MULH, &r15, BR[56][2][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#58 */
        exe(OP_MAUHS, &r22, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#58 */
        mop(OP_LDWR, 1, &BR[58][0][1], r0, (ULL)yp_xm, MSK_D0, (ULL)acci_y5[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#58 */
        mop(OP_LDWR, 1, &BR[58][1][1], r0, (ULL)yp_xz, MSK_D0, (ULL)acci_yz5[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#58 */
        mop(OP_LDWR, 1, &BR[58][2][1], r0, (ULL)yp_xp, MSK_D0, (ULL)acci_yp5[CHIP], IM, 0, 0, (ULL)NULL, IM); /* stage#58 */
        exe(OP_MAUHS, &r23, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#59 */
        exe(OP_MULH, &r10, BR[58][0][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#59 */
        exe(OP_MULH, &r11, BR[58][1][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#59 */
        exe(OP_MULH, &r12, BR[58][2][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#59 */
        exe(OP_MULH, &r13, BR[58][0][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
        exe(OP_MULH, &r14, BR[58][1][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
        exe(OP_MULH, &r15, BR[58][2][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
        exe(OP_MAUHS, &r24, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#60 */
        exe(OP_MAUHS, &r25, r13, EXP_H3210, r22, EXP_H3210, r24, EXP_H3210, OP_AND, ~1LL, OP_SRLM, 8LL); /* stage#61 */
        exe(OP_MAUHS, &r26, r13, EXP_H3210, r23, EXP_H3210, r25, EXP_H3210, OP_AND, ~1LL, OP_SRLM, 8LL); /* stage#61 */
        exe(OP_MH2Bw, &r29, r31, EXP_H3210, r30, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#63 */
        mop(OP_STWR, 3, &r29, (ULL)(acco5[CHIP]++), OLL, MSK_D0, (ULL)acco_base5[CHIP], CRANGE, 0, 0, (ULL)NULL, CRANGE); /* stage#63 */
    }

    ****
    exe(OP_ADD, &x0, r1, EXP_H3210, (ULL)yin5[CHIP], EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SLL, 2LL); /* stage#53 */
    ****
}
//EMAX5A end
//EMAX5A drain_dirty_lmm

```

gather+rmm-gather-emax6.obj

BR/row: max=13 min=1 ave=8 EA/row: max=3 min=0 ave=1 ARpass/row: max=0




Figure.3.59: Lightfield rendering

3.5.7 Lightfield distance image generation

```
cent% make -f Makefile-csim.emax6+dma gdepth-csim.emax6+dma clean
cent% ../../src/csim/csim -x gdepth-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma gdepth-zynq.emax6+dma clean
zynq% ./gdepth-zynq.emax6+dma
```






Figure 3.60: Gdepth



(c) C code for lightfield depth extraction on N systolic arrays

```
#define ad(a,b) (((a)>(b))?(a)-(b):(b)-(a))
#define sad(a,b) (ad(((a)>24)&255, ((b)>24)&255))\
+ad(((a)>16)&255, ((b)>16)&255))\
+ad(((a)> 8)&255, ((b)> 8)&255))

#define R 75
rx = (R+ofs)*IM; /* ofs: from 8 to 14 */
for (top=OM/N/REP; top>=0; top--) {
    for (chip=0; chip<N; chip++) {
        for (col=0; col<OM; col++) {
            for (oc=0; oc<REP; oc++) {
                row = ((chip*REP+oc)*(OM/N/REP)+top);
                c = (row>>4)*R + (((~row&15)*ofs)>>4)*IM
                + (col>>4)*R + (((~col&15)*ofs)>>4);
                s = 0;
                for (y=-1; y<=1; y++) {
                    for (x=-1; x<=1; x++) {
                        if (x == 0) continue;
                        for (i=-1; i<=1; i++) {
                            for (j=-1; j<=1; j++) {
                                if (j == 0) continue;
                                p0 = in[c + (i*IM) + j]; /* center */
                                p1 = in[c+y+(i*IM)+rx*x+j]; /* comparand */
                                s += sad(p0, p1);
                            }
                        }
                    }
                }
                if (sad[row*OM+col]>TH && s<sad[row*OM+col]) {
                    sad[row*OM+col] = s;
                    out[row*OM+col] = ofs;
                }
            }
        }
    }
}
```

throughput = $6 \times 6 \times \text{REP} \times N \text{ SADs/cycle}$

(in the case SAD is not pipelined)

Figure 3.61: Lightfield

This is a range image generation with resolution 7500 x 7500 light field image processing. It uses an adaptive mapdist with a standard value mapdist = 3, although it is not a regular stencil calculation.

Figure 3.61 (a) shows the data structure of LF, (b) shows a 12x4 CGRA with one Sum of absolute difference (SAD) calculator in each unit. (b) shows the data flow graph as in Figure 3.49. Suppose a microlens image of 75x75 pixels is arranged on a 100 x 100 grid point, and an image (**in**) of 7500 x 7500 pixels is obtained in total. For a part (3x3) of each micro image (upside down, left and right), SAD is calculated between multiple micro images separated by $75 + \text{ofs}$ pixels, and the minimum **ofs** is generated as distance information (**out**). Specifically, the SAD is calculated for 6 pixels of the 3x3 image at the center (**p0**) and 6 pixels of the 3x3 images at the 6 surrounding points (**p1**), and the SAD of a total of 36 pixels is accumulated. In the first stage of the CGRA (unit [0] [*]), the top row (corresponding to $i \# -1$) of 3x3 pixels at the position of $y \# 0$ is assigned, six discrete loads (including p0 and p1) from the first LMM that stores one row of images are performed (Dotted rectangle). The second stage (unit [1] [*]) and the third stage (unit [2] [*]) load from the locations (p1) of $y \# -1$ and $y \# 1$, respectively. And compare it with p0 obtained in the first stage. After passing through 9 stages of the CGRA, four more SADs are accumulated into one SAD using two more stages. In the outermost loop, change **ofs**, save the past minimum sad, and if a smaller SAD value is obtained, update sad and out using the conditional store. In this way, 11 stages are used to calculate the SAD value of 36 pixels, and 40 of 44 arithmetic units are active. The total number of stages is 18 stages which includes 12 storage stage shown in (b) and 6 stages required for address calculation as shown in c. (c) is an implementation in which the screen is divided into N chips, the input image is processed in parallel, and each chip has the number of stages that can map the SAD operation of 36 pixels to the REP group. Note that the outermost loop that updates **ofs** is omitted. The theoretical number of cycles required for the above calculation is $40 \times OM^2 / (REP \times N)$. Although 6 pixels from p0 and 36 pixels from p1 are required to generate one pixel out, the theoretical transfer amount between DDR and LMM is in: $9 \times OM^2$ + out: OM^2 (The whole input image is IM^2 , but the amount referred to as in is $9 \times OM^2$).

```
orig()
{
    ry = (R+ofs)*IM;
    rx = (R+ofs); /* ofs: from 8 to 14 */
    for (rowPAD; row<OM-PAD; row++) {
        for (col=PAD; col<OM-PAD; col++) {
            c =((row>>4)*R + (((row&15)*ofs)>>4))*IM
            + (col>>4)*R + (((~col&15)*ofs)>>4);
            s = 0;
            for (y=-1; y<=1; y++) {
                for (x=-1; x<=1; x++) {
                    if (x == 0) continue;
                    for (i=-1; i<=1; i++) {
                        for (j=-1; j<=1; j++) {
                            if (j == 0) continue;
                            p0 = in[c + (i*IM) + j]; /* center */
                            p1 = in[c+ry+y*(i*IM)+rx*x+j]; /* comparand */
                            s += dif(p0, p1);
                            if (s > 0xffff) s = 0xffff;
                            count0++;
                        }
                    }
                }
            }
            if (sad0[row*OM+col]>TH && s<sad0[row*OM+col]) {
                sad0[row*OM+col] = s;
                out0[row*OM+col] = ofs;
            }
        }
    }
}
```

```
imax()
{
    U11 CHIP;
    ry = (R+ofs)*IM;
    rx = (R+ofs); /* ofs: from 8 to 14 */
    for (row=0; row<RRANGE; row++) { /* 0..381 */
        for (CHIP=0; CHIP<NCHIP; CHIP++) {
            for (col=0; col<CRANGE; col++) {
                for (oc=0; oc<OMAP; oc++) {
                    c =(((CHIP*OMAP+oc)*RRANGE+row+PAD)>>4)*R + (((~((CHIP*OMAP+oc)*RRANGE+row+PAD)&15)*ofs)>>4))*IM
                    + ((col+PAD)>>4)*R + (((~(col+PAD)&15)*ofs)>>4);
                    s = 0;
                    for (y=-1; y<=1; y++) {
                        for (x=-1; x<=1; x++) {
                            if (x == 0) continue;
                            for (i=-1; i<=1; i++) {
                                for (j=-1; j<=1; j++) {
                                    if (j == 0) continue;
                                    p0 = in[c + (i*IM) + j]; /* center */
                                    p1 = in[c+ry+y*(i*IM)+rx*x+j]; /* comparand */
                                    s += dif(p0, p1);
                                    count1++;
                                }
                            }
                        }
                    }
                    if (sad1[((CHIP*OMAP+oc)*RRANGE+row+PAD)*OM+(col+PAD)]>TH && s<sad1[((CHIP*OMAP+oc)*RRANGE+row+PAD)*OM+(col+PAD)]) {
                        sad1[((CHIP*OMAP+oc)*RRANGE+row+PAD)*OM+(col+PAD)] = s;
                        out1[((CHIP*OMAP+oc)*RRANGE+row+PAD)*OM+(col+PAD)] = ofs;
                    }
                }
            }
        }
    }
}
```

```

imax()
{
    U11 CHIP; U11 LOOP1, LOOP0; U11 INIT1, INIT0;
    U11 AR[64][4]; /* output of EX in each unit */
    U11 BR[64][4][4];
    /* output registers in each unit */
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    U11 c0, c1, c2, c3, ex0, ex1; U11 x[NCHIP];
    ry = (R+ofs)*IM; rx = (R+ofs);
    Uint *yzm_xm_m4 = in-IM -rx*1; Uint *yzm_xm_p4 = in-IM -rx*1;
    :
    Uint *ypp_xp_m4 = in+IM+ry+rx*1; Uint *ypp_xp_p4 = in+IM+ry+rx*1;
    for (row=RANGE-1; row=0; row--) {
        int yin0[NCHIP];
        Uint *acci_yzm0[NCHIP]; Uint *acci_ym0[NCHIP];
        Uint *acci_yz0[NCHIP]; Uint *acci_yzp0[NCHIP];
        Uint *acci_yzp0[NCHIP]; Uint *acci_ypm0[NCHIP];
        Uint *acci_yp0[NCHIP];
        Uint *sadx_base0[NCHIP]; Uint *sadio[NCHIP]; Uint *sado0[NCHIP];
        Uint *acco_base0[NCHIP]; Uint *acco0[NCHIP];
        :
        Uint *sadi_base0[NCHIP]; Uint *sadio[NCHIP]; Uint *sado_base0[NCHIP]; Uint *sado0[NCHIP]; Uint *acco_base0[NCHIP]; Uint *acco0[NCHIP];
        :
        for (CHIP=0; CHIP<NCHIP; CHIP++) {
            yin0[CHIP] = ((row>0)&1)*R + (((row&15)&ofs)>>4)*IM;
            acci_yzm0[CHIP] = in+yin0[CHIP]-IM; acci_ym0[CHIP] = in+yin0[CHIP]-IM+ry;
            acci_yz0[CHIP] = in+yin0[CHIP]; acci_ym20[CHIP] = in+yin0[CHIP] -ry; acci_yzp0[CHIP] = in+yin0[CHIP] +ry;
            acci_yzp0[CHIP] = in+yin0[CHIP]+IM; acci_ypm0[CHIP] = in+yin0[CHIP]+IM+ry; acci_yp0[CHIP] = in+yin0[CHIP]+IM+ry;
            sadx_base0[CHIP] = sadi+yout0+PAD; sadio[CHIP] = sadi+yout0+PAD; sado0[CHIP] = sadi+yout0+PAD;
           acco_base0[CHIP] = outi+yout0+PAD; acco0[CHIP] = outi+yout0+PAD;
            :
        }
    }
//EMAX5A begin gdepth mapdis=3
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (INIT0=1,LOOP0=CRANGE,x[CHIP]=PAD-1; LOOP0--; INIT0=0) {
        exe(OP_ADD, &r1, -1LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_SUB, &r1, -1LL, EXP_H3210, x[CHIP], EXP_H3210, OLL, EXP_H3210, OP_AND, 15LL, OP_NOP, OLL); /* stage#1 */
        exe(OP_NOP, &r2, x[CHIP], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRL, 4LL); /* stage#1 */
        exe(OP_MULH, &r3, r1, EXP_H3210, (ULL)ofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_SRL, 4LL); /* stage#2 */
        exe(OP_MULH, &r2, r2, EXP_H3210, 75LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
        exe(OP_ADDS, &r0, r3, EXP_H3210, r4, EXP_H3210, (ULL)yin0[CHIP], EXP_H3210, OP_OR, OLL, OP_SLL, 2LL);/* stage#3 */
        exe(OP_ADD, &r1, r4, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL); /* stage#3 */
        mop(OP_LDWR, 1, &BR[4][0][1], r0, (U11)*yzm_xm_m4, MSK_D0, (U11)*acci_yzm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][0][0], r0, (U11)*yzm_xz_m4, MSK_D0, (U11)*acci_yzm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][1][1], r0, (U11)*yzm_xz_m4, MSK_D0, (U11)*acci_yzm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][1][0], r0, (U11)*yzm_xp_m4, MSK_D0, (U11)*acci_yzm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
        mop(OP_LDWR, 1, &BR[4][2][0], r0, (U11)*yzm_xp_m4, MSK_D0, (U11)*acci_yzm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
        exe(OP_MSSAD, &r14, OLL, EXP_H3210, BR[4][0][0], EXP_H3210, OLL, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        exe(OP_MSSAD, &r15, OLL, EXP_H3210, BR[4][0][1], EXP_H3210, BR[4][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        exe(OP_MSSAD, &r16, OLL, EXP_H3210, BR[4][1][0], EXP_H3210, BR[4][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        exe(OP_MSSAD, &r17, OLL, EXP_H3210, BR[4][2][1], EXP_H3210, BR[4][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][0][1], r0, (U11)*yymm_xm_m4, MSK_D0, (U11)*acci_ymm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][0][0], r0, (U11)*yymm_xp_m4, MSK_D0, (U11)*acci_ymm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][2][1], r0, (U11)*yymm_xp_m4, MSK_D0, (U11)*acci_ymm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#5 */
        mop(OP_LDWR, 1, &BR[5][2][0], r0, (U11)*yymm_xp_m4, MSK_D0, (U11)*acci_ymm0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#5 */
        :
        exe(OP_MAUH, &r24, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#14 */
        exe(OP_MAUH, &r26, r16, EXP_H3210, r17, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#14 */
        exe(OP_MAUH, &r30, r24, EXP_H3210, r26, EXP_H3210, OLL, EXP_H3210, OP_SUMHL, OLL, OP_NOP, OLL); /* stage#15 */
        mop(OP_LDWR, 1, &BR[15][1][1], (U11)*(sadx_base0[CHIP]+), OLL, MSK_D0, (U11)*sadx_base0[CHIP], CRANGE, 0, 1, (U11)NULL, CRANGE);/* stage#15 */
        exe(OP_CMP_LT, &c0, r30, EXP_H3210, BR[15][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#16 */
        exe(OP_CMP_GT, &c1, BR[15][1][1], EXP_H3210, 137LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#16 */
        exe(OP_NOP, &r31, OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, (ULL)ofs, OP_NOP, OLL); /* stage#16 */
        cex(OP_CEXE, &ex1, 0, 0, c1, c0, 0x8888); /* stage#17 */
        mop(OP_STWR, ex1, r31, (U11)*(acco0[CHIP]+), OLL, MSK_D0, (U11)*acco_base0[CHIP], CRANGE, 0, 1, (U11)NULL, CRANGE); /* stage#17 */
        /*****
        exe(OP_ADD, &r0, r1, EXP_H3210, (U11)yin1[CHIP], EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SLL, 2LL); /* stage#17 */
        *****/
        :
        exe(OP_MSSAD, &r24, r14, EXP_H3210, BR[51][0][0], EXP_H3210, BR[49][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#52 */
        exe(OP_MSSAD, &r25, r15, EXP_H3210, BR[51][0][1], EXP_H3210, BR[49][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#52 */
        exe(OP_MSSAD, &r26, r16, EXP_H3210, BR[51][2][0], EXP_H3210, BR[49][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#52 */
        exe(OP_MSSAD, &r27, r17, EXP_H3210, BR[51][2][1], EXP_H3210, BR[49][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#52 */
        mop(OP_LDWR, 1, &BR[52][0][1], r0, (U11)*yzp_xm_m4, MSK_D0, (U11)*acci_yzp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#52 */
        mop(OP_LDWR, 1, &BR[52][0][0], r0, (U11)*yzp_xm_p4, MSK_D0, (U11)*acci_yzp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#52 */
        mop(OP_LDWR, 1, &BR[52][1][1], r0, (U11)*yzp_xz_m4, MSK_D0, (U11)*acci_yzp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#52 */
        mop(OP_LDWR, 1, &BR[52][1][0], r0, (U11)*yzp_xz_p4, MSK_D0, (U11)*acci_yzp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#52 */
        mop(OP_LDWR, 1, &BR[52][2][1], r0, (U11)*yzp_xp_m4, MSK_D0, (U11)*acci_yzp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#52 */
        mop(OP_LDWR, 1, &BR[52][2][0], r0, (U11)*yzp_xp_p4, MSK_D0, (U11)*acci_yzp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#52 */
        exe(OP_MSSAD, &r14, r24, EXP_H3210, BR[52][0][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
        exe(OP_MSSAD, &r15, r25, EXP_H3210, BR[52][0][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
        exe(OP_MSSAD, &r16, r26, EXP_H3210, BR[52][2][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
        exe(OP_MSSAD, &r17, r27, EXP_H3210, r20, EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#53 */
        mop(OP_LDWR, 1, &BR[53][0][1], r0, (U11)*yymm_xm_m4, MSK_D0, (U11)*acci_ymm3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#53 */
        mop(OP_LDWR, 1, &BR[53][0][0], r0, (U11)*yymm_xp_m4, MSK_D0, (U11)*acci_ymm3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#53 */
        mop(OP_LDWR, 1, &BR[53][2][1], r0, (U11)*yymm_xp_m4, MSK_D0, (U11)*acci_ymm3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#53 */
        mop(OP_LDWR, 1, &BR[53][2][0], r0, (U11)*yymm_xp_p4, MSK_D0, (U11)*acci_ymm3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#53 */
        exe(OP_MSSAD, &r24, r14, EXP_H3210, BR[53][0][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
        exe(OP_MSSAD, &r25, r15, EXP_H3210, BR[53][0][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
        exe(OP_MSSAD, &r26, r16, EXP_H3210, BR[53][2][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
        exe(OP_MSSAD, &r27, r17, EXP_H3210, BR[53][2][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#54 */
        mop(OP_LDWR, 1, &BR[54][0][1], r0, (U11)*ypp_xm_m4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#54 */
        mop(OP_LDWR, 1, &BR[54][0][0], r0, (U11)*ypp_xm_p4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#54 */
        mop(OP_LDWR, 1, &BR[54][2][1], r0, (U11)*ypp_xp_m4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#54 */
        mop(OP_LDWR, 1, &BR[54][2][0], r0, (U11)*ypp_xp_p4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#54 */
        exe(OP_MSSAD, &r14, r24, EXP_H3210, BR[54][0][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
        exe(OP_MSSAD, &r15, r25, EXP_H3210, BR[54][0][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
        exe(OP_MSSAD, &r16, r26, EXP_H3210, BR[54][2][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
        exe(OP_MSSAD, &r17, r27, EXP_H3210, BR[54][2][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#55 */
        mop(OP_LDWR, 1, &BR[55][0][1], r0, (U11)*ypp_xm_p4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#55 */
        mop(OP_LDWR, 1, &BR[55][0][0], r0, (U11)*ypp_xp_m4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#55 */
        mop(OP_LDWR, 1, &BR[55][2][1], r0, (U11)*ypp_xp_p4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#55 */
        mop(OP_LDWR, 1, &BR[55][2][0], r0, (U11)*ypp_xp_m4, MSK_D0, (U11)*acci_ypp3[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#55 */
        exe(OP_MSSAD, &r14, r24, EXP_H3210, BR[55][0][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
        exe(OP_MSSAD, &r15, r25, EXP_H3210, BR[55][0][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
        exe(OP_MSSAD, &r16, r26, EXP_H3210, BR[55][2][0], EXP_H3210, BR[52][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
        exe(OP_MSSAD, &r17, r27, EXP_H3210, BR[55][2][1], EXP_H3210, BR[52][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#56 */
        mop(OP_LDWR, 1, &BR[56][1][1], (U11)*(sado3[CHIP]+), OLL, MSK_D0, (U11)*sado3[CHIP], CRANGE, 0, 1, (U11)NULL, CRANGE);/* stage#57 */
        exe(OP_CMP_LT, &c0, r30, EXP_H3210, BR[57][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#58 */
        exe(OP_CMP_GT, &c1, BR[57][1][1], EXP_H3210, 137LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#58 */
        cex(OP_CEXE, &ex1, 0, 0, c1, c0, 0x8888); /* stage#59 */
        mop(OP_STWR, ex1, r31, (U11)*(acco3[CHIP]+), OLL, MSK_D0, (U11)*acco_base3[CHIP], CRANGE, 0, 1, (U11)NULL, CRANGE); /* stage#59 */
        exe(OP_STWR, ex0, r30, (U11)*(sado3[CHIP]+), OLL, MSK_D0, (U11)*sado3[CHIP], CRANGE, 0, 1, (U11)NULL, CRANGE); /* stage#59 */
    }
}
//EMAX5A end
}
//EMAX5A drain_dirty_lmm
}

```

gdepth+rmm-gdepth-emax6.obj

BR/row: max=12 min=1 ave=8 EA/row: max=6 min=0 ave=3 ARpass/row: max=0




Figure 3.62: Lightfield 距離画像生成

3.6 Graph processing on EMAX5

```
cent% make -f Makefile-bsim.emax5 all clean  
cent% ../../src/bsim/bsim -x tricount-bsim.emax5 ../../graph-data/test.edges
```




Figure.3.63: Graph

3.6.1 Triangle counting kernel0 with TCU

This is a process (BFS) that counts triangles in the graph structure. Uses transactions.

```

void tri_kernel0(struct param_bfs *param)
{
    volatile int i, j, pid, qid, MVL, MEL;
    volatile struct vertex *p, *np, *q;
    volatile struct neighborvertex *n;

    i = param->i;
    p = param->p;
    np = param->nextp;
    MVL = param->maxvlist;
    MEL = param->maxelist;
    pid = p->id;

    #if !defined(EMAX5) && !defined(EMAX6)
    for (j=0; j<p->nedges; j++) {
        /* R 0段:最内ループ 256 回転程度 */
        n = p->page[j/MAXNV_PPAGE]+(j%MAXNV_PPAGE);
        q = n->vp;
        qid = n->id;
        if ((q->parent) &lt;> 0) {
            /* **** */
            while (cmplxchg(&Sem0, -1, param->th) != -1);
            /* **** */
            if (!q->parent) {
                /* R 1段:同上 */
                if (mnextfrontiers >= MVL) {
                    printf("vlist[%d] exhausted\n", MVL);
                    exit(1);
                }
                q->parent = pid;
                q->depth = depth;
                q->findex = mnextfrontiers;
                nextfrontier[mnextfrontiers] = q;
                mnextfrontiers++;
                mnextfrontiers->neighbors+=q->nedges;
            }
            /* **** */
            /*cmplxchg(&Sem0, param->th, -1); */
            release(&Sem0, -1);
            /* **** */
        }
        else if (q->depth==depth-1 && q->findex<i) {
            /* R 1段:vertex 全体を配置 pointer->pointer を使い参照 */
            /* **** */
            while (cmplxchg(&Sem1, -1, param->th) != -1);
            /* **** */
            if (nfrontier_edges >= MEL) {
                printf("elist[%d] exhausted\n", MEL);
                exit(1);
            }
            frontier_edge[nfrontier_edges].src = (pid<qid)?p:q; /* W 2段:frontier_edge[] 更新 */
            frontier_edge[nfrontier_edges].dst = (pid>qid)?q:p; /* W 2段:同上 */
            nfrontier_edges++;
            nfrontier_edges->neighbors+=((pid<qid)?p:q)->nedges;
            /* **** */
            /*cmplxchg(&Sem1, param->th, -1); */
            release(&Sem1, -1);
            /* **** */
        }
    }
    #else
    U11 AR[64][4]; /* output registers in each unit */
    U11 BR[64][4][4]; /* output registers in each unit */
    struct neighborvertex *r0 =NULL; /* n */
    struct neighborvertex **r0_top =p->page;
    Uint r0_len =p->nedges*4;
    Uint pnedges=p->nedges;
    struct neighborvertex **r0_ntop= np->page:NULL;
    Uint r0_nlen=np->nedges*4:NULL;
    U11 r2[4], r3[4], r4[4], r6, r7, r8;
    U11 depth_1=depth-1;
    U11 c0, c1, c2, c3, ex0, ex1;
    int loopp->nedges;
    void tri_kernel0_trans0();
    void tri_kernel0_trans1();
    //EMAX5A begin tri_kernel0 mapdist=1
    while (loopp-) {
        /*0,*/ mo4(OP_LDRQ, 1, BR[0][0], (U11)r0++, OLL, MSK_DO, (U11)r0_top, r0_len, 2, 0, (U11)r0_ntop, r0_nlen);
        /*1,*/ mo4(OP_CMP_LT, 1, BR[1][1], BR[0][0][3], 32LL, MSK_D0, (U11)NULL, 0, 0, 0, (U11)NULL, 0);
        /*1,*/ exe(OP_CMP_LT, &c0, pid, EXP_H3210, BR[0][0][2], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*2,*/ exe(OP_CMov, &r6, c0, EXP_H3210, p, EXP_H3210, BR[0][0][3], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*2,*/ exe(OP_CMov, &r7, c0, EXP_H3210, BR[0][0][3], EXP_H3210, p, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*2,*/ exe(OP_CMov, &r8, c0, EXP_H3210, pnedges, EXP_H3210, BR[1][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        /*2,*/ exe(OP_CMP_EQ, &c0, BR[1][1][1], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* q->parent==0? */
        /*3,*/ exe(OP_ADD, &AR[3][0], BR[0][0][3], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* q->nedges */
        /*3,*/ exe(OP_ADD, &AR[3][2], pid, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OLL); /* pid */
        /*3,*/ cex(OP_CXExE, &ex0, 0, 0, c0, 0xaaaa);
        /*3,*/ mo4(OP_TR, ex0, AR[3], (U11)NULL, OLL, OLL, (U11)tri_kernel0_trans0, 0, 0, 0, (U11)NULL, 0);
        /*4,*/ exe(OP_CMP_NE, &c0, BR[1][1][1], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, /* q->parent!=0 */
        /*4,*/ exe(OP_CMP_EQ, &c1, BR[1][1][2], EXP_H3210, depth_1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, /* q->depth==depth-1 */
        /*4,*/ exe(OP_CMP_LT, &c2, BR[1][1][3], EXP_H3210, i, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, /* q->findex<i */
        /*5,*/ exe(OP_ADD, &AR[5][0], r6, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, /* src */
        /*5,*/ exe(OP_ADD, &AR[5][1], r7, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, /* dst */
        /*5,*/ exe(OP_ADD, &AR[5][2], r8, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, /* nen */
        /*5,*/ exe(OP_ADD, &AR[5][3], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, /* dummy */
        /*5,*/ mo4(OP_TR, ex1, AR[5], (U11)NULL, OLL, OLL, (U11)tri_kernel0_trans1, 0, 0, 0, (U11)NULL, 0);
    }
    //EMAX5A end
    #endif
}

```

tricount-tri_kernel0-emax6.obj

BR/row: max=13 min=2 ave=6 EA/row: max=4 min=0 ave=2 ARpass/row: max=0




Figure.3.64: Triangle counting kernel0 with TCU

3.6.2 Triangle counting kernel1 with TCU

This is the process of counting the triangles that exist in the graph structure (triangle count). Uses transactions.

```

void tri_kernel1(struct param_tricount *param)
{
    /* search triangle in {frontier,next} */
    /* case 1: e ∈ frontier, v ∈ prev */
    /* case 2: e ∈ frontier, v ∈ frontier */
    /* case 3: e ∈ frontier, v ∈ next */
    int i, j, pid, qid, sdepth, tdepth;
    struct vertex *p, *np, *q, *t;
    struct neighborvertex *n;

    p = param->p;
    np = param->nextp;
    t = param->t;
    pid = p->id;
    sdepth = p->depth;

    #if !defined(EMAX5) && !defined(EMAX6)
        int tricount = 0;
        for (j=0; j<p->nedges; j++) {           /* R 0段:最内ループ 256 回転程度 */
            n = p->npage[j/MAXNV_PPAGE]+(j%MAXNV_PPAGE);
            q = n->vp;
            qid = n->id;
            tdepth = q->depth;
            if ((tdepth==sdepth-1)||((tdepth==sdepth+1)&&(tdepth==sdepth))&&(qid<pid)) { /* R 2段:比較 */
                if (search_nvertex(t->nhashtbl, qid))          /* R 3段:HASH-SEARCH/CAM-SEARCH */
                    tricount++;
            }
        }
        param->tricount += tricount;
    }

    #else
        U11 BR[16][4][4]; /* output registers in each unit */
        struct neighborvertex **r0_top =NULL; /* n */
        struct neighborvertex **r0_ntop =p->npage;
        Uint r0_len =p->nedges*4;
        Uint pedges=p->nedges;
        struct neighborvertex **r0_ntop=np?np->npage:NULL;
        Uint r0_nlen=np?np->nedges*4:NULL;
        U11 r2[4], r3[4], r6, r7, r8;
        U11 sdepth_m1=sdepth-1;
        U11 thashtbl=t->nhashtbl;
        U11 sdepth_p1=sdepth+1;
        U11 c0, c1, c2, c3, ex0, ex1;
        int loop=p->nedges;
        void tri_kernel1_trans0();
        //EMAX5A begin tri_kernel1 mapdist=1
        while ((loop--) {
            /*0,*/ mo4(OP_LDRQ, 1, BR[0][0], (U11)(r0++), OLL, MSK_D0, (U11)r0_top, r0_len, 2, 0, (U11)r0_ntop, r0_nlen);
            /*1,*/ mo4(OP_LDDMQ, 1, BR[1][1], BR[0][0][3], 32LL, MSK_D0, (U11)NULL, 0, 0, 0, (U11)NULL, 0);
            /*2,*/ exe(OP_CMP_EQ, &c0, BR[1][1][2], EXP_H3210, sdepth_m1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* q->depth==p->depth-1 */
            /*2,*/ exe(OP_CMP_EQ, &c1, BR[1][1][2], EXP_H3210, sdepth_p1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* q->depth==p->depth+1 */
            /*2,*/ exe(OP_CMP_EQ, &c2, BR[1][1][2], EXP_H3210, sdepth, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* q->depth==p->depth */
            /*2,*/ exe(OP_CMP_LT, &c3, BR[0][0][2], EXP_H3210, pid, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* qid<pid */
            /*3,*/ exe(OP_ADD, &AR[3][0], thashtbl, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* t->nhashtbl */
            /*3,*/ exe(OP_ADD, &AR[3][1], BR[0][0][2], EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* qid */
            /*3,*/ exe(OP_ADD, &AR[3][2], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* dummy */
            /*3,*/ exe(OP_ADD, &AR[3][3], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* dummy */
            /*3,*/ cex(OP_CXEQ, &ex0, c3, c2, c1, c0, 0xffff);
            /*3,*/ mo4(OP_TR, ex0, AR[3], (U11)NULL, OLL, OLL, (U11)tri_kernel1_trans0, 0, 0, 0, (U11)NULL, 0); /* r3[1]<-(nhashtbl) r3[0]<-(qid) */
        }
        //EMAX5A end
    #endif
}

```

tricount-tri_kernel1-emax6.obj

BR/row: max=9 min=2 ave=4 EA/row: max=4 min=0 ave=2 ARpass/row: max=0




Figure.3.65: Triangle counting kernel1 with TCU

3.7 Graph processing on IMAX2

```
cent% make -f Makefile.emax6nc all clean
cent% tricount.emax6nc ../graph-data/facebook.edges
```

3.7.1 Triangle counting kernel0

```
#if !defined(EMAX6)
int i, j, pid, qid;
for (i=0; i<curfront_v->n_v; i+=4) {
    pid = curfront_v->pid[i/4]; /* sequential [LMM#0] */
    for (j=0; j<vinfo[pid].n_v; j++) { /* top+1D-sequential [LMM#1] */
        qid = vpack[pid].qid[j]; /* top+1D-sequential [LMM#2] */
        if (!vinfo[qid].parent) { /* 1D-random [LMM#1] */
            if (nxtfront_v->n_v >= MAXFRONT_V*4) {
                printf("nxtfront_v exhausted (%d)\n", MAXFRONT_V);
                exit(1);
            }
            vinfo[qid].parent = 1/pid; /* 1D-random update [LMM#1] */
            vinfo[qid].depth = depth; /* 1D-random update [LMM#1] */
            nxtfront_v->pid[nxtfront_v->n_v/4] = qid; /* sequential update [LMM#3] */
            nxtfront_v->n_v+=4; /* sequential update [LMM#3] */
        }
        else if (vinfo[qid].depth==depth-1 && pid==qid) { /* 1D-random */
            if (curfront_e->n_e >= MAXFRONT_E*4) {
                printf("curfront_e exhausted (%d)\n", MAXFRONT_E);
                exit(1);
            }
            curfront_e->e[curfront_e->n_e/4].src = pid; /* sequential update [LMM#4] */
            curfront_e->e[curfront_e->n_e/4].dst = qid; /* sequential update [LMM#4] */
            curfront_e->n_e+=4; /* sequential update [LMM#5+] */
        }
    }
}

#else
U11 CHIP;
U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
U11 cand0, cand1;
int i, j, pid, len;
U11 qofs, qid, qid_pid, qidofs, qinfo1, qinfo2, qinfo_depth, parent_depth, depth_m1;
U11 nxtfront_v_p4 = (U11)nxtfront_v + 4;
U11 curfront_e_p4 = (U11)curfront_e + 4;
U11 nxtfront_v_n, nxtfront_ofs;
U11 curfront_e_n, curfront_ofs;

parent_depth = 0x80000000 | (depth<<16);
depth_m1 = depth-1;
for (i=0; i<curfront_v->n_v; i+=4) {
    pid = curfront_v->pid[i/4]; /* sequential [LMM#0] */
    len = vinfo[pid].n_v; /* #of words */
//EMAX5A begin tri_kernel0 maplist=0
    for (INIT0=1,LOOP0=len,qofs=0-4); LOOP0--; INIT0=0) {
        exe(OP_ADD, &qofs, qofs, EXP_H3210, 4, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL);
        mop(OP_LDWR, 1, &qid, vpack[pid].qid, qofs, MSK_W0, vpack[pid].qid, len, 0, 0, NULL, 0); /* qid */
        exe(OP_ADD, &qidofs, qid, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_SLL, 2LL);
        mop(OP_LDWR, 1, &qinfo1, vinfo, qidofs, MSK_W0, vinfo, nvertices, 0, 0, NULL, 0); /* qinfo */
        mop(OP_LDWR, 1, &qinfo2, vinfo, qidofs, MSK_W0, vinfo, nvertices, 0, 0, NULL, 0); /* qinfo */
        exe(OP_CMP_LT, &cc0, qinfo1, EXP_H3210, 0x80000000OLL, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_NOP, &nxtfront_ofs, cc0, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 1LL, OP_SLL, 2LL);

        exe(OP_NOP, &qinfo1, parent_depth, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, qinfo1, OP_NOP, OLL);
        cex(OP_CEXE, &ex0, 0, 0, 0, cc0, 0xaaaa);
        mop(OP_STWR, ex0, &qinfo1, vinfo, qidofs, MSK_W0, vinfo, nvertices, 0, 0, NULL, 0); /* vinfo[qid].parent=1 */

        mop(OP_LDWR, 1, &nxtfront_v_n, nxtfront_v, 0, MSK_W0, nxtfront_v, 1, 0, 1, NULL, 0); /* nxtfront_v->n_v */
        cex(OP_CEXE, &ex0, 0, 0, 0, cc0, 0xaaaa);
        mop(OP_STWR, ex0, &qid, nxtfront_v_p4, nxtfront_v_n, MSK_W0, nxtfront_v, 1, 0, 1, NULL, 0); /* nxtfront_v->n_v */
        mop(OP_LDWR, 1, &nxtfront_v_n, nxtfront_v, 0, MSK_W0, nxtfront_v, 1, 0, 1, NULL, 0); /* nxtfront_v->n_v */
        exe(OP_ADD, &nxtfront_ofs, nxtfront_v_n, EXP_H3210, nxtfront_ofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL);
        mop(OP_STWR, 1, &nxtfront_v_n, nxtfront_v, 0, MSK_W0, nxtfront_v, 1, 0, 1, NULL, 0); /* nxtfront_v->n_v */

        exe(OP_NOP, &qinfo2, qinfo2, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 0x000000007fffffLL, OP_SRL, 16LL);
        exe(OP_CMP_GE, &cc2, qinfo2, EXP_H3210, 0x80000000OLL, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_CMP_EQ, &ccl, qinfo_depth, EXP_H3210, depth_m1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_CMP_LT, &cc0, pid, EXP_H3210, qid, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
        exe(OP_NOP, &cc0, cc2, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, cc1, OP_NOP, OLL);
        exe(OP_NOP, &cand0, cand0, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, cc0, OP_NOP, OLL);
        exe(OP_NOP, &curfront_ofs, cand1, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 1LL, OP_SLL, 2LL);

        exe(OP_ADD, &qid_pid, qid, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, pid, OP_OR, pid, OP_NOP, OLL);
        mop(OP_LDWR, 1, &curfront_e_n, curfront_e, 0, MSK_W0, curfront_e, 1, 0, 1, NULL, 0); /* curfront_e->n_e */
        cex(OP_CEXE, &ex1, 0, cc2, ccl, cc0, 0x8080);
        mop(OP_STWR, ex1, &qid_pid, curfront_e_p4, curfront_e_n, MSK_W0, curfront_e, 1, 0, 1, NULL, 0); /* curfront_e->n_e */
        mop(OP_LDWR, 1, &curfront_e_n, curfront_e, 0, MSK_W0, curfront_e, 1, 0, 1, NULL, 0); /* curfront_e->n_e */
        exe(OP_ADD, &curfront_e_n, curfront_e_n, EXP_H3210, curfront_ofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, OLL);
        mop(OP_STWR, 1, &curfront_e_n, curfront_e, 0, MSK_W0, curfront_e, 1, 0, 1, NULL, 0); /* curfront_e->n_e */
    }
//EMAX5A end
}
#endif
}
```

3.7.2 Triangle counting kernel1

```

#if !defined(EMAX6)
int i, j, src, dst, qid, sdepth, qdepth;

for (i=0; i<curfront_e->n_e; i+=4) {
    src = curfront_e->e[i/4].src; /* sequential [LMM#0] */
    dst = curfront_e->e[i/4].dst; /* sequential [LMM#0] */
    sdepth = vinfo[src].depth; /* vinfo [LMM#1] */
    for (j=0; j<vinfo[src].n_v; j++) { /* vinfo [LMM#1] */
        qid = vpack[src].qid[j]; /* top+ID-sequential [LMM#2] */
        qdepth = vinfo[qid].depth; /* ID-random [LMM#1] */
        if ((sdepth+1==qdepth)|| (sdepth+1==qdepth) || (sdepth==qdepth && dst<qid)) { /* src < dst < qid */
            if (search_qid_in_dst(qid, dst)) /* search */
                (*tricount)++; /* update */
        }
    }
}

#else
ULL CHIP;
ULL LOOP1, LOOPTO;
ULL INIT1, INIT0;
ULL AR[64][4]; /* output of EX in each unit */
ULL BR[64][4][4]; /* output registers in each unit */
ULL r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
ULL r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
ULL cc0, ccl, cc2, cc3, ex0, ex1;
ULL cand0, cand1, cand2;
int i, j, src, dst, len;
ULL sofs, qid, qidofs, qinfo, qinfo_depth, sdepth, sdepth_m1, sdepth_p1, vsearchqid, vsearchtop, search;
ULL tricount_ofs, tricount_r;

for (i=0; i<curfront_e->n_e; i+=4) {
    src = curfront_e->e[i/4].src; /* sequential [LMM#0] */
    dst = curfront_e->e[i/4].dst; /* sequential [LMM#0] */
    sdepth = vinfo[src].depth; /* vinfo [LMM#1] */
    sdepth_m1 = sdepth+1; /* vinfo [LMM#1] */
    sdepth_p1 = sdepth+1; /* vinfo [LMM#1] */
    len = vinfo[src].n_v; /* #of words */
//EMAX5A begin tri_kernell mapdist=0
    for (INIT0=1,LOOP0=len,sofs=0-4); LOOP0--; INIT0=0) {
        exe(OP_ADD, &zsofs, sofs, EXP_H3210, 4, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL);
        mop(OP_LDWR, 1, &qid, vpack[src].qid, sofs, MSK_W0, vpack[src].qid, len, 0, 0, NULL, 0);
        exe(OP_CMP_EQ, &qidofs, qid, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_SLL, 2LL);
        mop(OP_LDWR, 1, &qinfo, vinfo, qidofs, MSK_W0, vinfo, nvertices, 0, 0, NULL, 0);
        exe(OP_CMP_EQ, &cc3, qinfo_depth, qinfo, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 0xffffffffLL, OP_SR1, 16LL);
        exe(OP_CMP_EQ, &cc2, sdepth_m1, EXP_H3210, qinfo_depth, EXP_H3210, 0, EXP_H3210, OP_AND, 1LL, OP_NOP, OLL);
        exe(OP_CMP_EQ, &cc1, sdepth_p1, EXP_H3210, qinfo_depth, EXP_H3210, 0, EXP_H3210, OP_AND, 1LL, OP_NOP, OLL);
        exe(OP_CMP_LT, &cc0, dst, EXP_H3210, qid, EXP_H3210, 0, EXP_H3210, OP_AND, 1LL, OP_NOP, OLL);
        exe(OP_NOP, &cand0, cc1, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, cc0, OP_NOP, OLL);
        exe(OP_NOP, &cand1, cc3, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, cc2, OP_NOP, OLL);
        exe(OP_NOP, &cand2, cand1, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, cand0, OP_NOP, OLL);

        exe(OP_ADD, &vsearchqid, qid, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_SLL, MAXN_BIT);
        exe(OP_ADD, &vsearchtop, vsearch, EXP_H3210, vsearchqid, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL);
        mop(OP_LDBR, 1, &search, vsearchtop, dst, MSK_W0, vsearch, vsearchsize, 0, 0, NULL, 0); /* search */

        exe(OP_NOP, &tricount_ofs, cand2, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_AND, search, OP_NOP, OLL);

        //tricount += tricount_ofs;
        mop(OP_LDWR, 1, &tricount_r, tricount, 0, MSK_W0, tricount, 1, 0, 1, NULL, 0); /* curfront_e->n_e */
        exe(OP_ADD, &tricount_r, tricount_r, EXP_H3210, tricount_ofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000ffffffffLL, OP_NOP, OLL);
        mop(OP_STWR, 1, &tricount_r, tricount, 0, MSK_W0, tricount, 1, 0, 1, NULL, 0); /* curfront_e->n_e */
    }
//EMAX5A end
}
#endif

```

3.8 Image Recognition (ssim)

MINST

```
cent% make -f Makefile-cent.emax6nc all clean  
cent% cd ..;/ ssim/ssim-cent.emax6nc -x -t -I0 -C1 -F1
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean  
zynq% cd ..;/ ssim/ssim-zynq.emax6+dma -x -t -I0 -C1 -F1
```

CIFAR10

```
cent% make -f Makefile-cent.emax6nc all clean  
cent% cd ..;/ ssim/ssim-cent.emax6nc -x -t -I1 -C6 -F2
```

```
zynq% make -f Makefile-zynq.emax6+dma all clean  
zynq% cd ..;/ ssim/ssim-zynq.emax6+dma -x -t -I1 -C6 -F2
```




Figure 3.66: Image recognition (training + inference)

3.8.1 Cnn5x5

```

for (img=0; img<BATCH; img++) {
    for (top=0; top<M; top+=RMGRP) {
        for (iset=0; iset<IC; iset+=IMAP) { /* accumulate multiple sets of IC */
            Uint *ip0 = &i_1_ip[img*IC*iset+0]*IM*IM; /* top of input#0 */
            Uint *it00 = ip0+top*IM, *ip0[25];
            ip0[ 0] = ip0+(top*0)*IM*0; ip0[ 1] = ip0+(top*0)*IM+1; ip0[ 2] = ip0+(top*0)*IM+2; ip0[ 3] = ip0+(top*0)*IM+3; ip0[ 4] = ip0+(top*0)*IM+4;
            ip0[ 5] = ip0+(top*1)*IM*0; ip0[ 6] = ip0+(top*1)*IM+1; ip0[ 7] = ip0+(top*1)*IM+2; ip0[ 8] = ip0+(top*1)*IM+3; ip0[ 9] = ip0+(top*1)*IM+4;
            ip0[10] = ip0+(top*2)*IM*0; ip0[11] = ip0+(top*2)*IM+1; ip0[12] = ip0+(top*2)*IM+2; ip0[13] = ip0+(top*2)*IM+3; ip0[14] = ip0+(top*2)*IM+4;
            ip0[15] = ip0+(top*3)*IM*0; ip0[16] = ip0+(top*3)*IM+1; ip0[17] = ip0+(top*3)*IM+2; ip0[18] = ip0+(top*3)*IM+3; ip0[19] = ip0+(top*3)*IM+4;
            ip0[20] = ip0+(top*4)*IM*0; ip0[21] = ip0+(top*4)*IM+1; ip0[22] = ip0+(top*4)*IM+2; ip0[23] = ip0+(top*4)*IM+3; ip0[24] = ip0+(top*4)*IM+4;

            for (oc=0; oc<OC4/NCHIP; oc+=W) { /* set output channel */
                Uint *xp0[NCHIP], *kp01[NCHIP], *kp03[NCHIP];
                Uint *op0[NCHIP], *op1[NCHIP], *op2[NCHIP], *op3[NCHIP];
                Uint *ot0[NCHIP], *ot1[NCHIP], *ot2[NCHIP], *ot3[NCHIP];

                for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
                    Uint cho = CHIP*OC4/NCHIP+oc;
                    kp02[CHIP] = i_ker+((cho*2)*IC*iset+0)*K*K; kp01[CHIP] = i_ker+((cho*1)*IC*iset+0)*K*K;
                    kp03[CHIP] = i_ker+((cho*3)*IC*iset+0)*K*K; ip1[CHIP] = i_out+(img*OC4+cho*1)*M*M+top*M;
                    op0[CHIP] = i_out+(img*OC4+cho*0)*M*M+top*M; op1[CHIP] = i_out+(img*OC4+cho*1)*M*M+top*M;
                    op2[CHIP] = i_out+(img*OC4+cho*2)*M*M+top*M; op3[CHIP] = i_out+(img*OC4+cho*3)*M*M+top*M;
                    ot0[CHIP] = i_out+(img*OC4+cho*0)*M*M+top*M; ot1[CHIP] = i_out+(img*OC4+cho*1)*M*M+top*M;
                    ot2[CHIP] = i_out+(img*OC4+cho*2)*M*M+top*M; ot3[CHIP] = i_out+(img*OC4+cho*3)*M*M+top*M;
                }

#define cnn5x5_core1(b, o, bp1, n) \
mop(OP_LDWR, 1, &BR[b][0][1], (UL1)kp00[CHIP], o, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen);\
mop(OP_LDWR, 1, &BR[b][0][0], (UL1)kp01[CHIP], o, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen);\
mop(OP_LDWR, 1, &BR[b][1][1], (UL1)kp02[CHIP], o, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen);\
mop(OP_LDWR, 1, &BR[b][1][0], (UL1)kp03[CHIP], o, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen);\
mop(OP_LDWR, 1, &BR[b][2][1], (UL1)ip00[n], iofs, MSK_W1, (UL1)it00, IMlen, 0, (UL1)NULL, IMlen);\
exe(OP_FMA, &AR[bp1][0], AR[b][0], EXP_H3210, BR[b][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\
exe(OP_FMA, &AR[bp1][1], AR[b][1], EXP_H3210, BR[b][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\
exe(OP_FMA, &AR[bp1][2], AR[b][2], EXP_H3210, BR[b][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\
exe(OP_FMA, &AR[bp1][3], AR[b][3], EXP_H3210, BR[b][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

#define cnn5x5_final(b, bp1) \
mop(OP_LDWR, 1, &BR[bp1][0][1], (UL1)op0[CHIP], oofs, MSK_W0, (UL1)ot0[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);\
mop(OP_LDWR, 1, &BR[bp1][1][1], (UL1)op1[CHIP], oofs, MSK_W0, (UL1)ot1[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);\
mop(OP_LDWR, 1, &BR[bp1][2][1], (UL1)op2[CHIP], oofs, MSK_W0, (UL1)ot2[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);\
mop(OP_LDWR, 1, &BR[bp1][3][1], (UL1)op3[CHIP], oofs, MSK_W0, (UL1)ot3[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);\
exe(OP_FAD, &AR[bp1][0], AR[b][0], EXP_H3210, BR[bp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\
exe(OP_FAD, &AR[bp1][1], AR[b][1], EXP_H3210, BR[bp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\
exe(OP_FAD, &AR[bp1][2], AR[b][2], EXP_H3210, BR[bp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\
exe(OP_FAD, &AR[bp1][3], AR[b][3], EXP_H3210, BR[bp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\
mop(OP_STWR, 1, &AR[bp1][0], oofs, (UL1)op0[CHIP], MSK_DO, (UL1)ot0[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);\
mop(OP_STWR, 1, &AR[bp1][1], oofs, (UL1)op1[CHIP], MSK_DO, (UL1)ot1[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);\
mop(OP_STWR, 1, &AR[bp1][2], oofs, (UL1)op2[CHIP], MSK_DO, (UL1)ot2[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);\
mop(OP_STWR, 1, &AR[bp1][3], oofs, (UL1)op3[CHIP], MSK_DO, (UL1)ot3[CHIP], Mlen, 0, 1, (UL1)NULL, Mlen);

//EMAX5A begin cnn5x5_mapdist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */ \
/*2*/ for (INITI=1,LOOP0=M,cofs=(0-4LL)<<32|((0-M4)&0xffffffff); LOOP0--; INITI=0) { \
/*1*/ for (INITI=0,LOOP1=M,cofs=(0-4LL)<<32|((0-4LL)&0xffffffff); LOOP1--; INITI=0) { \
/* mapped to FOR() on BR[63][1][0] */ /* stage#0 */ \
/* mapped to FOR() on BR[63][0][0] */ /* stage#0 */ \
exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?IM4M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */ \
exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffff0000000000, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#0 */ \
exe(OP_ADD, &iofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffff0000000000, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#1 */ \
exe(OP_ADD, &oofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000000fffff00000000000000, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#1 */ \
 \
/*****in*****/ \
mop(OP_LDWR, 1, &BR[2][0][1], (UL1)kp00[CHIP], OLL, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen); /* stage#2 */ \
mop(OP_LDWR, 1, &BR[2][0][0], (UL1)kp01[CHIP], OLL, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen); /* stage#2 */ \
mop(OP_LDWR, 1, &BR[2][1][1], (UL1)kp02[CHIP], OLL, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen); /* stage#2 */ \
mop(OP_LDWR, 1, &BR[2][1][0], (UL1)kp03[CHIP], OLL, MSK_DO, (UL1)i_ker, Klen, 0, Force, (UL1)NULL, Klen); /* stage#2 10KB */ \
mop(OP_LDWR, 1, &BR[2][2][1], (UL1)ip00[0], iofs, MSK_W1, (UL1)it00, IMlen, 0, 0, (UL1)NULL, IMlen); /* stage#2 10KB */ \
exe(OP_FML, &AR[3][0], BR[2][0][1], EXP_H3210, BR[2][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */ \
exe(OP_FML, &AR[3][1], BR[2][1][1], EXP_H3210, BR[2][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */ \
exe(OP_FML, &AR[3][2], BR[2][2][1], EXP_H3210, BR[2][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */ \
exe(OP_FML, &AR[3][3], BR[2][2][1], EXP_H3210, BR[2][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */ \
cnn5x5_core1( 3, 4LL, 4, 1); \
cnn5x5_core1( 4, 8LL, 5, 2); \
cnn5x5_core1( 5, 12LL, 6, 3); \
cnn5x5_core1( 6, 16LL, 7, 4); \
cnn5x5_core1( 7, 20LL, 8, 5); \
cnn5x5_core1( 8, 24LL, 9, 6); \
cnn5x5_core1( 9, 28LL, 10, 7); \
cnn5x5_core1(10, 32LL, 11, 8); \
cnn5x5_core1(11, 36LL, 12, 9); \
cnn5x5_core1(12, 40LL, 13, 10); \
cnn5x5_core1(13, 44LL, 14, 11); \
cnn5x5_core1(14, 48LL, 15, 12); \
cnn5x5_core1(15, 52LL, 16, 13); \
cnn5x5_core1(16, 56LL, 17, 14); \
cnn5x5_core1(17, 60LL, 18, 15); \
cnn5x5_core1(18, 64LL, 19, 16); \
cnn5x5_core1(19, 68LL, 20, 17); \
cnn5x5_core1(20, 72LL, 21, 18); \
cnn5x5_core1(21, 76LL, 22, 19); \
cnn5x5_core1(22, 80LL, 23, 20); \
cnn5x5_core1(23, 84LL, 24, 21); \
cnn5x5_core1(24, 88LL, 25, 22); \
cnn5x5_core1(25, 92LL, 26, 23); \
cnn5x5_core1(26, 96LL, 27, 24); \
/*****final*****/ \
cnn5x5_final(27, 28); \
} } } \
//EMAX5A end \
if (Force) Force = 0; \
} } } \
//EMAX5A drain_dirty_lmm

```



Figure.3.67: 5x5 Convolution

3.8.2 Cnn3x3

```

for (img=0; img<BATCH; img++) {
    for (top=0; top<M; top+=RMGRP) {
        for (iset=0; iset<IC; iset+=IMAP) { /* accumulate multiple sets of IC */
            Uint *ip0 = &i_1_ip[img*IC+iset+0]*IM*IM; /* top of input#0 */
            Uint *it00 = ip0+top*IM, *ip0[9];
            ip0[0] = ip0+(top+0)*IM+1; ip0[2] = ip0+(top+0)*IM+2;
            ip0[3] = ip0+(top+1)*IM+0; ip0[4] = ip0+(top+1)*IM+1; ip0[6] = ip0+(top+1)*IM+2;
            ip0[7] = ip0+(top+2)*IM+0; ip0[8] = ip0+(top+2)*IM+1; ip0[9] = ip0+(top+2)*IM+2;

            for (oc=0; oc<OC4/NCHIP; oc+=W) { /* set output channel */
                Uint *kp00[NCHIP], *kp01[NCHIP], *kp02[NCHIP], *kp03[NCHIP];
                Uint *op0[NCHIP], *op1[NCHIP], *op2[NCHIP], *op3[NCHIP];
                Uint *ot0[NCHIP], *ot1[NCHIP], *ot2[NCHIP], *ot3[NCHIP];

                for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
                    Uint choc = CHIP*OC4/NCHIP+oc;
                    kp00[CHIP] = i_ker*((choc+0)*IC+iset+0)*K*K; kp01[CHIP] = i_ker*((choc+1)*IC+iset+0)*K*K;
                    kp02[CHIP] = i_ker*((choc+2)*IC+iset+0)*K*K; kp03[CHIP] = i_ker*((choc+3)*IC+iset+0)*K*K;
                    op0[CHIP] = i_out+(img*OC4+choc+0)*M*M+top*M; op1[CHIP] = i_out+(img*OC4+choc+1)*M*M+top*M;
                    op2[CHIP] = i_out+(img*OC4+choc+2)*M*M+top*M; op3[CHIP] = i_out+(img*OC4+choc+3)*M*M+top*M;
                    ot0[CHIP] = i_out+(img*OC4+choc+0)*M*M+top*M; ot1[CHIP] = i_out+(img*OC4+choc+1)*M*M+top*M;
                    ot2[CHIP] = i_out+(img*OC4+choc+2)*M*M+top*M; ot3[CHIP] = i_out+(img*OC4+choc+3)*M*M+top*M;
                }
            }

#define cnn3x3_core1(b, o, bpi, n) \
mop(OP_LDWR, 1, &BR[b][0][1], (U11)kp00[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][0][0], (U11)kp01[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][1][1], (U11)kp02[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][1][0], (U11)kp03[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][2][1], (U11)ip00[n], iofs, MSK_W1, (U11)it00, IMlen, 0, o, (U11)NULL, IMlen);\ \
exe(OP_FMA, &AR[b][0], AR[b][0], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FMA, &AR[b][1], AR[b][1], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FMA, &AR[b][2], AR[b][2], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FMA, &AR[b][3], AR[b][3], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL)

#define cnn3x3_final(b, bp1) \
mop(OP_LDWR, 1, &BR[bp1][0][1], (U11)op0[CHIP], oofs, MSK_W0, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_LDWR, 1, &BR[bp1][1][1], (U11)op1[CHIP], oofs, MSK_W0, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_LDWR, 1, &BR[bp1][2][1], (U11)op2[CHIP], oofs, MSK_W0, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_LDWR, 1, &BR[bp1][3][1], (U11)op3[CHIP], oofs, MSK_W0, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
exe(OP_FAD, &AR[bp1][0], AR[b][0], EXP_H3210, BR[bp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FAD, &AR[bp1][1], AR[b][1], EXP_H3210, BR[bp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FAD, &AR[bp1][2], AR[b][2], EXP_H3210, BR[bp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FAD, &AR[bp1][3], AR[b][3], EXP_H3210, BR[bp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
mop(OP_STWR, 1, &AR[bp1][0], oofs, (U11)op0[CHIP], MSK_DO, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_STWR, 1, &AR[bp1][1], oofs, (U11)op1[CHIP], MSK_DO, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_STWR, 1, &AR[bp1][2], oofs, (U11)op2[CHIP], MSK_DO, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_STWR, 1, &AR[bp1][3], oofs, (U11)op3[CHIP], MSK_DO, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen)

//EMAX6 begin cnn3x3 mapdlist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
/*2*/ for (INIT1=1,LOOP1=RMGRP,rofs=(0~IM4)<<32|((0~M4)&0xffffffff); LOOP1--; INIT1=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
/*1*/ for (INIT0=1,LOOP0=M,cofs=(0~4LL)<<32|((0~4LL)&0xffffffff); LOOP0--; INIT0=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
    exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?IM4M:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &iofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffff00000000LL, OP_NOP, OLL); /* stage#1 */
    exe(OP_ADD, &oofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff00000000LL, OP_NOP, OLL); /* stage#1 */

    ****in*****/mop(OP_LDWR, 1, &BR[2][0][1], (U11)kp00[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 */
    mop(OP_LDWR, 1, &BR[2][0][0], (U11)kp01[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 */
    mop(OP_LDWR, 1, &BR[2][1][1], (U11)kp02[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 */
    mop(OP_LDWR, 1, &BR[2][1][0], (U11)kp03[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 10KB */
    mop(OP_LDWR, 1, &BR[2][2][1], (U11)ip00[0], iofs, MSK_W1, (U11)it00, IMlen, 0, o, (U11)NULL, IMlen); /* stage#2 10KB */
    exe(OP_FML, &AR[3][0], BR[2][2][1], EXP_H3210, BR[2][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    exe(OP_FML, &AR[3][1], BR[2][2][1], EXP_H3210, BR[2][0][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    exe(OP_FML, &AR[3][2], BR[2][2][1], EXP_H3210, BR[2][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    exe(OP_FML, &AR[3][3], BR[2][2][1], EXP_H3210, BR[2][1][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
cnn3x3_core1( 3, 4LL, 4, 1);
cnn3x3_core1( 4, 8LL, 5, 2);
cnn3x3_core1( 5, 12LL, 6, 3);
cnn3x3_core1( 6, 16LL, 7, 4);
cnn3x3_core1( 7, 20LL, 8, 5);
cnn3x3_core1( 8, 24LL, 9, 6);
cnn3x3_core1( 9, 28LL, 10, 7);
cnn3x3_core1(10, 32LL, 11, 8);
    ****final****/cnn3x3_final(11, 12);
} } } } //EMAX6 end
    if (Force) Force = 0;
} } } } //EMAX6 drain_dirty_lmm

```




Figure.3.68: 3x3 Convolution

3.8.3 Cnn2x2

```

for (top=0; top<M; top+=RMGRP) {
    for (iset=0; iset<IC; iset+=IMAP) { /* accumulate multiple sets of IC */
        Uint *ip00 = &_l_im[iset*IM*BATCH*IM]; /* top of input#0 */
        Uint *it00 = ip0+top*IM*BATCH, *ip00[4];
        ip00[0] = ip0+(top*0)*IM*BATCH+0; ip00[1] = ip0+(top*0)*IM*BATCH+1;
        ip00[2] = ip0+(top*1)*IM*BATCH+0; ip00[3] = ip0+(top*1)*IM*BATCH+1;

        for (rofs=0; rofs<RMGRP&&(top+rofs)<M; rofs++) { /* image loop (row) */

            for (oc=0; oc<OC4*NCHIP; oc+=W) { /* set output channel */
                Uint *kp00[NCHIP], *kp01[NCHIP], *kp02[NCHIP], *kp03[NCHIP];
                Uint *op0[NCHIP], *op1[NCHIP], *op2[NCHIP], *op3[NCHIP];
                Uint *ot0[NCHIP], *ot1[NCHIP], *ot2[NCHIP], *ot3[NCHIP];

                for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
                    Uint choc = CHIP*OC4/NCHIP+oc;
                    kp00[CHIP] = i_ker*((choc*0)*IC+iset+0)*K*K;
                    kp01[CHIP] = i_ker*((choc*1)*IC+iset+0)*K*K;
                    kp02[CHIP] = i_ker*((choc*2)*IC+iset+0)*K*K;
                    kp03[CHIP] = i_ker*((choc*3)*IC+iset+0)*K*K;
                    op0[CHIP] = i_out*((choc*0)*M+top)*M*BATCH;
                    op1[CHIP] = i_out*((choc*1)*M+top)*M*BATCH;
                    op2[CHIP] = i_out*((choc*2)*M+top)*M*BATCH;
                    op3[CHIP] = i_out*((choc*3)*M+top)*M*BATCH;
                    ot0[CHIP] = i_out*((choc*0)*M+top)*M*BATCH;
                    ot1[CHIP] = i_out*((choc*1)*M+top)*M*BATCH;
                    ot2[CHIP] = i_out*((choc*2)*M+top)*M*BATCH;
                    ot3[CHIP] = i_out*((choc*3)*M+top)*M*BATCH;
                }

#define cnn2x2_core1(b, o, bpi, n) \
mop(OP_LDWR, 1, &BR[b][0][1], (U11)kp00[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][0][0], (U11)kp01[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][1][1], (U11)kp02[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][1][0], (U11)kp03[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
mop(OP_LDWR, 1, &BR[b][2][1], (U11)ip00[n], iofs, MSK_W1, (U11)it00, IMlen, 0, 0, (U11)NULL, IMlen);\ \
exe(OP_FMA, &AR[b][0], AR[b][0], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FMA, &AR[b][1], AR[b][1], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FMA, &AR[b][2], AR[b][2], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FMA, &AR[b][3], AR[b][3], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL)

#define cnn2x2_final(b, bp1) \
mop(OP_LDWR, 1, &BR[bp1][0][1], (U11)op0[CHIP], oofs, MSK_W0, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_LDWR, 1, &BR[bp1][1][1], (U11)op1[CHIP], oofs, MSK_W0, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_LDWR, 1, &BR[bp1][2][1], (U11)op2[CHIP], oofs, MSK_W0, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_LDWR, 1, &BR[bp1][3][1], (U11)op3[CHIP], oofs, MSK_W0, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
exe(OP_FAD, &AR[bp1][0], AR[b][0], EXP_H3210, BR[bp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FAD, &AR[bp1][1], AR[b][1], EXP_H3210, BR[bp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FAD, &AR[bp1][2], AR[b][2], EXP_H3210, BR[bp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
exe(OP_FAD, &AR[bp1][3], AR[b][3], EXP_H3210, BR[bp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
mop(OP_STWR, 1, &AR[bp1][0], oofs, (U11)op0[CHIP], MSK_DO, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_STWR, 1, &AR[bp1][1], oofs, (U11)op1[CHIP], MSK_DO, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_STWR, 1, &AR[bp1][2], oofs, (U11)op2[CHIP], MSK_DO, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
mop(OP_STWR, 1, &AR[bp1][3], oofs, (U11)op3[CHIP], MSK_DO, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen)

//EMAX5A begin cnn2x2_mapdist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
/*2*/ for (INITI1=1,LOOP1=BATCH,img=(0-IM4)&<32|((0-M4)&0xfffffff); LOOP1--; INITI1=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
/*1*/ for (INITO=1,LOOP0=M,cofs=(0-4LL)&0xfffffff; LOOP0--; INITO=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
    exe(OP_ADD, &img, img, EXP_H3210, INITI0*IM4M:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &cofs, INITO*cofs, EXP_H3210, 4LL<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffffffL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &iofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffff00000000L, OP_NOP, OLL); /* stage#1 */
    exe(OP_ADD, &oofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000f0fffffLL, OP_NOP, OLL); /* stage#1 */

    /*****in0*****/
    mop(OP_LDWR, 1, &BR[2][0][1], (U11)kp00[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 */
    mop(OP_LDWR, 1, &BR[2][0][0], (U11)kp01[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 */
    mop(OP_LDWR, 1, &BR[2][1][1], (U11)kp02[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 */
    mop(OP_LDWR, 1, &BR[2][1][0], (U11)kp03[CHIP], OLL, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen); /* stage#2 10KB */
    mop(OP_LDWR, 1, &BR[2][2][1], (U11)ip00[0], iofs, MSK_W1, (U11)it00, IMlen, 0, 0, (U11)NULL, IMlen); /* stage#2 10KB */
    exe(OP FML, &AR[3][0], BR[2][2][1], EXP_H3210, BR[2][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    exe(OP FML, &AR[3][1], BR[2][2][1], EXP_H3210, BR[2][0][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    exe(OP FML, &AR[3][2], BR[2][2][1], EXP_H3210, BR[2][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    exe(OP FML, &AR[3][3], BR[2][2][1], EXP_H3210, BR[2][1][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    cnn2x2_core1( 3, 4LL, 4, 1);
    cnn2x2_core1( 4, 8LL, 5, 2);
    cnn2x2_core1( 5, 12LL, 6, 3);
    /*****final*****/
    cnn2x2_final( 6, 7);

    } }
//EMAX5A end
    if (Force) Force = 0;
}
} } }

//EMAX5A drain_dirty_lmm

```

imax-cnn2x2-emax6.obj
 BR/row: max=11 min=2 ave=6 EA/row: max=9 min=0 ave=5 ARpass/row: max=0




Figure.3.69: 2x2 Convolution

3.8.4 Sgemm00

```

for (top=0; top<m/NCHIP; top+=RMGRP) { /* will be parallelized by multi-chip (M/#chip) */
    for (blk=0; blk<ka; blk+=H) { /* 3 重ループ展開の外側対象 */
        typedef struct {Uint i[4]} UI4;
        Uint *a0[NCHIP];
        Uint *a[H][NCHIP];
        UI4 *b[H];
        UI4 *b0[H], *b1[H], *b2[H], *b3[H];
        UI4 *c0[NCHIP];
        UI4 *c00[NCHIP], *c01[NCHIP], *c02[NCHIP], *c03[NCHIP];
        for (k=0; k<H; k++) {
            b[k] = i_mOB(b[blk+k]*n; b0[k] = b[k]; b1[k] = (Uint*)b[k]+1; b2[k] = (Uint*)b[k]+2; b3[k] = (Uint*)b[k]+3;
        }
        for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
            a0[CHIP] = i_mOA((CHIP*m/NCHIP+top)*ka;
            for (k=0; k<H; k++)
                a[k][CHIP] = a0[CHIP]+blk*k;
            c0[CHIP] = i_mOC+(CHIP*m/NCHIP+top)*n;
            c00[CHIP]=(Uint*)c0[CHIP]+0; c01[CHIP]=(Uint*)c0[CHIP]+1; c02[CHIP]=(Uint*)c0[CHIP]+2; c03[CHIP]=(Uint*)c0[CHIP]+3;
        }
        cofslimit1 = n4- 4; /* cofslimit3 < 36 x */
        cofslimit2 = n4- 8; /* cofslimit3 < 32 x */
        cofslimit3 = n4-12; /* cofslimit3 < 28 x */
    }
#define sgemm00_core1(r, rm1, rp1) \
    map(OP_LDWR, 1, &BR[r][0][1], (U11)b0[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], Blen, 0, 0, (U11)NULL, Blen);\ \
    map(OP_LDWR, 1, &BR[r][0][0], (U11)b1[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], Blen, 0, 0, (U11)NULL, Blen);\ \
    map(OP_LDWR, 1, &BR[r][1][1], (U11)b2[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], Blen, 0, 0, (U11)NULL, Blen);\ \
    map(OP_LDWR, 1, &BR[r][1][0], (U11)b3[rm1], (U11)cofs, MSK_W1, (U11)a0[CHIP], Blen, 0, 0, (U11)NULL, Blen);\ \
    map(OP_FMA, &AR[rp1][0], AR[r][0], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_FMA, &AR[rp1][1], AR[r][1], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_FMA, &AR[rp1][2], AR[r][2], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_FMA, &AR[rp1][3], AR[r][3], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

#define sgemm00_final(r, rp1) \
    exe(OP_CMP_LT, &cc1, cofslimit1, EXP_H3210, cofslimit1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_CMP_LT, &cc2, cofslimit2, EXP_H3210, cofslimit2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_CMP_LT, &cc3, cofslimit3, EXP_H3210, cofslimit3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_LDWR, 1, &BR[rp1][0][1], (U11)c00[CHIP], (U11)cofs, MSK_W0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen);\ \
    map(OP_LDWR, 1, &BR[rp1][1][1], (U11)c01[CHIP], (U11)cofs, MSK_W0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen);\ \
    map(OP_LDWR, 1, &BR[rp1][2][1], (U11)c02[CHIP], (U11)cofs, MSK_W0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen);\ \
    map(OP_LDWR, 1, &BR[rp1][3][1], (U11)c03[CHIP], (U11)cofs, MSK_W0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen);\ \
    map(OP_FAD, &AR[rp1][0], AR[r][0], EXP_H3210, BR[rp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_FAD, &AR[rp1][1], AR[r][1], EXP_H3210, BR[rp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_FAD, &AR[rp1][2], AR[r][2], EXP_H3210, BR[rp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_FAD, &AR[rp1][3], AR[r][3], EXP_H3210, BR[rp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    map(OP_STWR, 1, &AR[rp1][0], (U11)c00[CHIP], MSK_D0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen);\ \
    cex(OP_CXEX, &ex1, 0, 0, 0, cc1, Oxaaaaa);\ \
    map(OP_STWR, ex1, (U11)c01[CHIP], MSK_D0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen);\ \
    cex(OP_CXEX, &ex2, 0, 0, 0, cc2, Oxaaaaa);\ \
    map(OP_STWR, ex2, &AR[rp1][2], (U11)c02[CHIP], MSK_D0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen);\ \
    cex(OP_CXEX, &ex3, 0, 0, 0, cc3, Oxaaaaa);\ \
    map(OP_STWR, ex3, &AR[rp1][3], (U11)c03[CHIP], MSK_D0, (U11)c0[CHIP], Blen, 0, 1, (U11)NULL, Blen)

//EMAX5A begin sgemm00_maplist=0
/*3*/ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
/*2*/ for (INITI1=1,LOOP1=RMGRP,rofs=(0-K4A)<<32|((W*4)&0xfffffff); LOOP1--; INITI1=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
/*1*/ for (INITI0=1,LOOP0=N/W,cofs=(W*4)<<32|((W*4)&0xfffffff); LOOP0--; INITI0=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
    exe(OP_ADD, &rofs, INITI0?cofs:cofs, EXP_H3210, (W*4)<<32|(W*4), EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &rofs, rofs, EXP_H3210, INITI0?K4A4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &rofs, rofs, EXP_H3210, cofslimit1, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffff, OP_NOP, OLL); /* stage#1 */
    map(OP_LDWR, 1, &BR[1][0][1], (U11)b0[0], (U11)cofs, MSK_W1, (U11)b[0], Blen, 0, 0, (U11)NULL, Blen); /* stage#1 */
    map(OP_LDWR, 1, &BR[1][0][0], (U11)b1[0], (U11)cofs, MSK_W1, (U11)b[0], Blen, 0, 0, (U11)NULL, Blen); /* stage#1 */
    map(OP_LDWR, 1, &BR[1][1][1], (U11)b2[0], (U11)cofs, MSK_W1, (U11)b[0], Blen, 0, 0, (U11)NULL, Blen); /* stage#1 */
    map(OP_LDWR, 1, &BR[1][1][0], (U11)b3[0], (U11)cofs, MSK_W1, (U11)a0[CHIP], Blen, 0, 0, (U11)NULL, Blen); /* stage#1 2KB */
    map(OP_LDWR, 1, &BR[1][2][1], (U11)a0[CHIP], (U11)rofs, MSK_W1, (U11)a0[CHIP], Blen, 0, 0, (U11)NULL, Blen); /* stage#1 16KB */
    map(OP_FML, &AR[2][0], BR[1][0][1], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#2 */
    map(OP_FML, &AR[2][1], BR[1][0][0], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#2 */
    map(OP_FML, &AR[2][2], BR[1][1][1], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#2 */
    map(OP_FML, &AR[2][3], BR[1][1][0], EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL); /* stage#2 */
    sgemm00_core1( 2, 1, 3);
    sgemm00_core1( 3, 2, 4);
    sgemm00_core1( 4, 3, 5);
    sgemm00_core1( 5, 4, 6);
    sgemm00_core1( 6, 5, 7);
    sgemm00_core1( 7, 6, 8);
    sgemm00_core1( 8, 7, 9);
    sgemm00_core1( 9, 8, 10);
    sgemm00_core1(10, 9, 11);
    sgemm00_core1(11, 10, 12);
    sgemm00_core1(12, 11, 13);
    sgemm00_core1(13, 12, 14);
    sgemm00_core1(14, 13, 15);
    sgemm00_core1(15, 14, 16);
    sgemm00_core1(16, 15, 17);
    sgemm00_core1(17, 16, 18);
    sgemm00_core1(18, 17, 19);
    sgemm00_core1(19, 18, 20);
    sgemm00_core1(20, 19, 21);
    sgemm00_core1(21, 20, 22);
    sgemm00_core1(22, 21, 23);
    sgemm00_core1(23, 22, 24);
    sgemm00_core1(24, 23, 25);
    sgemm00_core1(25, 24, 26);
    sgemm00_core1(26, 25, 27);
    sgemm00_core1(27, 26, 28);
    sgemm00_core1(28, 27, 29);
    sgemm00_core1(29, 28, 30);
    sgemm00_core1(30, 29, 31);
    sgemm00_core1(31, 30, 32);
    sgemm00_core1(32, 31, 33);
    sgemm00_core1(33, 32, 34);
    :
    sgemm00_core1(48, 47, 49); /* 288/6 H=48 */
    ****final****/
    sgemm00_final(49, 51);
}
}
//EMAX5A end
}
//EMAX5A drain_dirty_lmm

```

imax-sgemm00-emax6.obj

BR/row: max=12 min=2 ave=11 EA/row: max=8 min=0 ave=4 ARpass/row: max=0




Figure.3.70: Sgemm00

3.8.5 Back_g_ker





Figure.3.71: back_g_ker



20200701

Figure.3.72: back_g_ker

```

for (oset=0; oset<((OC+OMAP-1)&~(OMAP-1)); oset+=OMAP) { /* set output channel */
    U11 cc0[IMAP], ccl[IMAP];
    Uint inum[IMAP], *ip0[IMAP], *it0[IMAP], onum[OMAP], *op0[OMAP], *ot0[OMAP], *kp0[IMAP][OMAP];
    for (rofs=0; rofs<M; rofs++) {
        for (iset=0; iset<((IC+IMAP-1)&~(IMAP-1)); iset+=IMAP) { /* set offset of input channel */
            kidx = 0;
            for (y=(K/2); y<K-(K/2); y++) { /* kernel loop */
                for (x=(K/2); x<K-(K/2); x++) {
                    for (ic=0; ic<IMAP; ic++) {
                        inum[ic] = iset+ic;
                        ip0[ic] = &i_inp[(iset+ic)*IMX*BATCH*IMX+(rofs+y*K/2)*BATCH*IMX+(x*K/2)]; /* input */
                        it0[ic] = &i_inp[(iset+ic)*IMX*BATCH*IMX+(rofs+y*K/2)*BATCH*IMX]; /* input */
                    }
                }
                for (oc=0; oc<OMAP; oc++) {
                    onum[oc] = oset+oc;
                    op0[oc] = &i_out[(oset+oc)*M*BATCH*M+rofs*BATCH*M]; /* output */
                    ot0[oc] = op0[oc];
                }
                for (ic=0; ic<IMAP; ic++) {
                    for (oc=0; oc<OMAP; oc++)
                        kp0[ic][oc] = ((iset+ic)<IC && (oset+oc)<DC) ? &i_ker[((oset+oc)*IC+iset+ic)*K*K+kidx] : 0; /* NULL skip DMA */
                }
            }
        }
    }
#define back_g_ker_core1(b, o, i) \
    exe(OP_CMP_LT, &cc0[o][i], onum[o], EXP_H3210, OC, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */ \
    exe(OP_CMP_LT, &ccl[o][i], inum[i], EXP_H3210, IC, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */ \
    mop(OP_LDWR, 1, &BR[b][1][1], (U11)op0[oc], oofs, MSK_W0, (U11)oto[o], Mlen, 0, 0, NULL, Mlen); /* stage#2 */ \
    mop(OP_LDWR, 1, &BR[b][2][1], (U11)ip0[i], iofs, MSK_W1, (U11)ito[i], IMXlen, 0, 0, NULL, IMXlen); /* stage#2 */ \
    exe(OP_NOP, &AR[b][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 (dummy) */ \
    mop(OP_LDWR, 1, &b0o, (U11)kp0[o][i], OLL, MSK_W0, (U11)kp0[o][i], ILL, 0, 1, NULL, ILL); /* stage#2 fold:unit[0] */ \
    exe(OP_FMA, &b0o, b0o, EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */ \
    cex(OP_CEZE, &ex0, 0, cc1[o][i], cc0[o][i], 0x8888); \
    mop(OP_STWR, ex0, &b0o, (U11)kp0[o][i], OLL, MSK_D0, (U11)kp0[o][i], ILL, 0, 1, NULL, ILL) /* stage#2 */

//EMAX5A begin back_g_ker mapdist0
/* */ for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
/* */ for (INIT1=1,LOOP0=BATCH,img0=0-IMX4)<<32|((0-M4)&0xffffffff); LOOP0--; INIT1=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
/* */ /* */ for (INIT0=1,LOOP0=M,cofs=(0-4LL)<<32|((0-4L)&0xffffffff); LOOP0--; INIT0=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
    exe(OP_ADD, &img, img, EXP_H3210, INIT0?IMX4M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffffff, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &iofs, img, EXP_H3210, cofis, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffff000000000LL, OP_NOP, OLL); /* stage#1 */
    exe(OP_ADD, &ofs, img, EXP_H3210, cofis, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffffLL, OP_NOP, OLL); /* stage#1 */

    back_g_ker_core1( 2, 0, 0); /***** ic0 oc0*****/ \
    back_g_ker_core1( 3, 1, 0); /***** ic1 oc0*****/ \
    back_g_ker_core1( 4, 0, 1); /***** ic0 oc1*****/ \
    back_g_ker_core1( 5, 1, 1); /***** ic1 oc1*****/ \
    back_g_ker_core1( 6, 0, 2); /***** ic0 oc2*****/ \
    back_g_ker_core1( 7, 1, 2); /***** ic1 oc2*****/ \
    back_g_ker_core1( 8, 0, 3); /***** ic0 oc3*****/ \
    back_g_ker_core1( 9, 1, 3); /***** ic1 oc3*****/ \
    back_g_ker_core1(10, 0, 4); /***** ic0 oc4*****/ \
    back_g_ker_core1(11, 1, 4); /***** ic1 oc4*****/ \
    back_g_ker_core1(12, 0, 5); /***** ic0 oc5*****/ \
    back_g_ker_core1(13, 1, 5); /***** ic1 oc5*****/ \
    back_g_ker_core1(14, 0, 6); /***** ic0 oc6*****/ \
    back_g_ker_core1(15, 1, 6); /***** ic1 oc6*****/ \
    back_g_ker_core1(16, 0, 7); /***** ic0 oc7*****/ \
    back_g_ker_core1(17, 1, 7); /***** ic1 oc7*****/ \
} } }

//EMAX5A end
    kidx++;
} } } }

//EMAX5A drain_dirty_lmm

```

imax-back_g_ker-emax6.obj

BR/row: max=15 min=6 ave=13 EA/row: max=6 min=0 ave=5 ARpass/row: max=0




Figure.3.73: Back propagation to g_ker

3.8.6 Back_in




Figure.3.74: back_in




Figure.3.75: back_in

```

for (oset=0; oset<((OC+OMAP-1)&~(OMAP-1)); oset+=OMAP) { /* set output channel */
    Uint inum[IMAP], *ip0[IMAP], *ito[IMAP], onum[OMAP], *op0[OMAP], *ot0[IMAP][OMAP];
    for (rofs=0;rofs<M;rofs++) { /*24, 10*/
        for (iset=0; iset<((IC+IMAP-1)&~(IMAP-1)); iset+=IMAP) { /* set offset of input channel */
            for (xy=0;xy<K;xy++) { /*5x5, 8x3x3*/
                y = xy/K + y0;
                x = xy%K + x0;
                U11 yIM4 = y*IM4;
                U11 x4 = x*4;
                U11 IMIM4 = IM*IM4;
                if (0<=rofs+y && rofs+y<IM) {
                    for (ic=0; ic<IMAP; ic++) {
                        inum[ic] = iset+ic;
                        ip0[ic] = &i_in[(iset+ic)*IM*BATCH*IM+(rofs+y)*BATCH*IM+x];
                        ito[ic] = &i_out[(iset+ic)*IM*BATCH*IM+(rofs+y)*BATCH*IM]; // x のマイナス成分を除去
                    }
                    for (oc=0; oc<OMAP; oc++) {
                        onum[oc] = oset+oc;
                        op0[oc] = &i_out[(oset+oc)*M*BATCH*M + rofs*BATCH*M];
                        ot0[oc] = op0[oc];
                    }
                    for (ic=0; ic<IMAP; ic++) {
                        for (oc=0; oc<OMAP; oc++) {
                            kp0[ic][oc] = (iset+ic)<IC&&(oset+oc)<OC ? (U11)i_ker[(oset+oc)*IC*K*K+(iset+ic)*K*K+xy] : 0; /* 0.0 */
                        }
                    }
                }
            }
        }
    }
}

#define back_in_core1(b, bpi, i, o) \
mop(OP_LDWR, 1, &BR[b][0][1], (U11)op0[0], oofs, MSK_W1, (U11)ot0[0], Mlen, 0, 0, NULL, Mlen); /* stage#2 */ \
exe(OP_FMA, &AR[bpi][0], AR[b][0], EXP_H3210, kp0[i][o], EXP_H3210, BR[b][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL) /* stage#3 */

#define back_in_final(b, bp2, i) \
exe(OP_ADD, &r10, cof0, EXP_H3210, x4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffLL, OP_NOP, OLL); /* stage#5 */ \
exe(OP_CMP_LT, &c0, r10, EXP_H3210, IM4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */ \
mop(OP_LDWR, 1, &BR[bp2][0][1], (U11)ip0[1], oofs, MSK_W0, (U11)it0[i], IMlen, 0, 1, NULL, IMlen); /* stage#7 */ \
exe(OP_FAD, &AR[bp2][0], AR[b][0], EXP_H3210, BR[bp2][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */ \
cex(OP_CEXE, &exo, 0, 0, cco, Oxaaaa); /* stage#7 */ \
mop(OP_STWR, exo, &AR[bp2][0], iofs, (U11)ip0[i], MSK_D0, (U11)it0[i], IMlen, 0, 1, NULL, IMlen); /* stage#7 */

//EMAX5A begin back_in_mapdist0
/*3*/ for (CHIP=0; CHIP<NCNIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
/*2*/ for (INIT1=1,LOOP1=BATCH,img=(0-M4)<<32|((0-IM4)&0xfffffff); LOOP1--; INIT1=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
/*1*/ for (INIT0=0,LOOP0=M,cofs=(0-4LL)<<32|(0-4LL)&0xfffffff; LOOP0--; INIT0=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
    exe(OP_ADD, &img, img, EXP_H3210, INIT0?M41M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &cofs, cof0, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffLL, OP_NOP, OLL); /* stage#0 */
    exe(OP_ADD, &iofs, img, EXP_H3210, cof0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffLL, OP_NOP, OLL); /* stage#1 */
    exe(OP_ADD, &img, img, EXP_H3210, cof0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffLL, OP_NOP, OLL); /* stage#1 */
    /*****ic0*****/
    mop(OP_LDWR, 1, &BR[2][0][1], (U11)op0[0], oofs, MSK_W1, (U11)ot0[0], Mlen, 0, 0, NULL, Mlen); /* stage#2 */
    exe(OP_FML, &AR[3][0], kp0[0][0], EXP_H3210, BR[2][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    back_in_core1( 3, 4, 0, 1); /***** ic0 oc1*****/
    back_in_core1( 4, 5, 0, 2); /***** ic0 oc2*****/
    back_in_core1( 5, 6, 0, 3); /***** ic0 oc3*****/
    back_in_core1( 6, 7, 0, 4); /***** ic0 oc4*****/
    back_in_core1( 7, 8, 0, 5); /***** ic0 oc5*****/
    back_in_core1( 8, 9, 0, 6); /***** ic0 oc6*****/
    back_in_core1( 9, 10, 0, 7); /***** ic0 oc7*****/
    back_in_final(10, 12, 0); /***** OMAP( 8)+2, OMAP( 8)+4*****/
    /*****ic1*****/
    mop(OP_LDWR, 1, &BR[13][0][1], (U11)op0[0], oofs, MSK_W1, (U11)ot0[0], Mlen, 0, 0, NULL, Mlen); /* stage#2 */
    exe(OP_FML, &AR[14][0], kp0[1][0], EXP_H3210, BR[13][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
    back_in_core1(14, 15, 1, 1); /***** ic1 oc1*****/
    back_in_core1(15, 16, 1, 2); /***** ic1 oc2*****/
    back_in_core1(16, 17, 1, 3); /***** ic1 oc3*****/
    back_in_core1(17, 18, 1, 4); /***** ic1 oc4*****/
    back_in_core1(18, 19, 1, 5); /***** ic1 oc5*****/
    back_in_core1(19, 20, 1, 6); /***** ic1 oc6*****/
    back_in_core1(20, 21, 1, 7); /***** ic1 oc7*****/
    back_in_final(21, 23, 1); /***** OMAP( 8)+2, OMAP( 8)+4*****/
    /*****ic2*****/
    /*EMAX5A end
} } } }

//EMAX5A drain_dirty_lmm

```




Figure.3.76: Back propagation to input

3.9 Crypto

```
cent% make -f Makefile-csim.emax6+dma sha256-csim.emax6+dma clean
cent% ../../src/csim/csim sha256-csim.emax6+dma
```

```
zynq% make -f Makefile-zynq.emax6+dma sha256-zynq.emax6+dma clean
zynq% ./sha256-zynq.emax6+dma
```

3.9.1 SHA256

```
WORD i, j, th, thm;
WORD a, b, c, d, e, f, g, h, t1, t2;
printf("<<CPU>>mbuf=%08x mbuflen=%08.8x\n", (UInt)mbuf, (UInt)ctx->mbuflen);
for (i=0; i<ctx->mbuflen; i+=BLKSIZE) { /* 1 データ流内の並列実行は不可能。多数データ流のパイプライン実行のみ */
    for (th=0; th<thnum; th++) {
        sregs[th*8+0] = state[th*8+0];
        sregs[th*8+1] = state[th*8+1];
        sregs[th*8+2] = state[th*8+2];
        sregs[th*8+3] = state[th*8+3];
        sregs[th*8+4] = state[th*8+4];
        sregs[th*8+5] = state[th*8+5];
        sregs[th*8+6] = state[th*8+6];
        sregs[th*8+7] = state[th*8+7];
    }
    for (j=0; j<BLKSIZE; j+=BLKSIZE/DIV) {
        for (th=0; th<thnum; th++) {
            a = sregs[th*8+0];
            b = sregs[th*8+1];
            c = sregs[th*8+2];
            d = sregs[th*8+3];
            e = sregs[th*8+4];
            f = sregs[th*8+5];
            g = sregs[th*8+6];
            h = sregs[th*8+7];
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 0]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 0]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 1]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 1]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 2]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 2]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 3]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 3]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 4]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 4]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 5]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 5]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 6]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 6]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 7]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 7]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 8]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 8]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+ 9]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+ 9]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+10]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+10]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+11]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+11]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+12]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+12]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+13]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+13]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+14]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+14]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            t1 = h*EP1(e)+CH(e,f,g)+k[j+15]+mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE+th*BLKSIZE+j+15]; t2=EP0(a)+MAJ(a,b,c); h=g; f=e; e=d+t1; d=c; c=b; a=t1+t2;
            sregs[th*8+0] = a;
            sregs[th*8+1] = b;
            sregs[th*8+2] = c;
            sregs[th*8+3] = d;
            sregs[th*8+4] = e;
            sregs[th*8+5] = f;
            sregs[th*8+6] = g;
            sregs[th*8+7] = h;
        }
    }
    for (th=0; th<thnum; th++) {
        state[th*8+0] += sregs[th*8+0];
        state[th*8+1] += sregs[th*8+1];
        state[th*8+2] += sregs[th*8+2];
        state[th*8+3] += sregs[th*8+3];
        state[th*8+4] += sregs[th*8+4];
        state[th*8+5] += sregs[th*8+5];
        state[th*8+6] += sregs[th*8+6];
        state[th*8+7] += sregs[th*8+7];
    }
}
```

```

U11 CHIP;
U11 LOOP1, LOOP0;
U11 INIT1, INIT0;
U11 AR[64][4]; /* output of EX in each unit */
U11 BR[64][4][4]; /* output registers in each unit */
U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
U11 cc0, ccl, cc2, cc3, ex0, ex1;
U11 i, j, th, thm;
U11 a, b, c, d, d0, e, f, g, h, t1, t2;
U11 ep0maj, ep1ch, x, y, hd, gc, fb, ea;
U11 md, mbase, atop, mtop, mlen=thnum==1?ctx->mbuflen:MAX_THNUM*BLKSIZE;
U11 kd, kbbase, ktpo=imax_k;
U11 sregs0 = sregs+0;
U11 sregs2 = sregs+2;
U11 sregs4 = sregs+4;
U11 sregs6 = sregs+6;
printf("<<IMAX2>>mbuf=%08.8x mlen=%08.8x\n", (UInt)mbuf, (UInt)mlen);
for (i=0; i<ctx->mbuflen; i+=BLKSIZE) { /* 1 データ流内の並列実行は不可能。多数データ流のパイプライン実行のみ */
    atop = mbuf[i/BLKSIZE*MAX_THNUM*BLKSIZE];
    for (th=0; th<thnum; th++) {
        *(U11*)&sregs [th*8+0] = (U11)state [th*8+4]<<32|state [th*8+0];
        *(U11*)&sregs [th*8+2] = (U11)state [th*8+5]<<32|state [th*8+1];
        *(U11*)&sregs [th*8+4] = (U11)state [th*8+6]<<32|state [th*8+2];
        *(U11*)&sregs [th*8+6] = (U11)state [th*8+7]<<32|state [th*8+3];
    }
    /* col#3 | col#2 | col#1 | col#0 */
    /* | H | L | | H | L */
    /* | e | efg | | a | abc */
    /* d0=d | OP_ROT_S=OP_CH OP_LD | | OP_ROT_S=OP_MAJ OP_LD */
    /* | ep1 ch k | | ep0 maj m */
    /* hd=gc | OP_ADD3(h+ep1+ch) | | OP_ADD(k+m) | OP_ADD(ep0+maj) */
    /* | t1.x | t1.y | t2 */
    /* a=OP_ADD3(t2+x+y) | e=OP_ADD3(d0+x+y) | fb=ea | gc=fb */
    /* a,b,c,d,e,f,g,h を LMM 経由で ctx.state に一旦アストし、継続実行 */
    /* state[8] を各データ流にアサインして二次元配列化。CGRA としてパイプライン処理 */
#define sha256_core1(r, ofs) \
exe(OP_NOP, &AR[r][0], 0, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0); \
nop(OP_LDWR, 3, &md, mbase, ofs, MSK_DO, mtop, mlen, 0, 0, mtop, mlen); \
exe(OP_MAJ, &ep0maj, a, EXP_H1010, fb, EXP_H1010, gc, EXP_H1010, OP_ROT_S, (2LL<<48)|(13LL<<40)|(22LL<<32), OP_NOP, 0); \
exe(OP_NOP, &AR[r][2], 0, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0); \
nop(OP_LDWR, 3, &kd, kbbase, ofs, MSK_DO, ktpo, 64, 0, 0, NULL, 64); \
exe(OP_CH, &ep1ch, e, EXP_H3232, fb, EXP_H3232, gc, EXP_H3232, OP_ROT_S, (6LL<<48)|(11LL<<40)|(25LL<<32), OP_NOP, 0); \
exe(OP_NOP, &d0, hd, EXP_H1010, 0, EXP_H1010, 0, EXP_H1010, OP_AND, 0xfffffffff00000000LL, OP_NOP, 0); \
exe(OP_ADD, &t2, ep0maj, EXP_H3232, ep0maj, EXP_H1010, 0, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, 0); \
exe(OP_ADD, &ky, kd, EXP_H3210, md, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, 0); \
exe(OP_ADD3, &hx, hd, EXP_H3232, ep1ch, EXP_H3232, epoch, EXP_H1010, OP_AND, 0x00000000fffffffLL, OP_NOP, 0); \
exe(OP_NOP, &hd, gc, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, 0, OP_NOP, 0); \
exe(OP_NOP, &gc, fb, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, 0, OP_NOP, 0); \
exe(OP_NOP, &fb, e, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, a, OP_NOP, 0); \
exe(OP_ADD3, &a, t2, EXP_H3210, x, EXP_H1010, y, EXP_H1010, OP_AND, 0x00000000fffffffLL, OP_NOP, 0); \
exe(OP_ADD3, &e, d0, EXP_H3210, x, EXP_H1010, y, EXP_H1010, OP_AND, 0xfffffff00000000LL, OP_NOP, 0);

#define sha256_final(r) \
exe(OP_NOP, &ea, e, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, a, OP_NOP, 0); \
nop(OP_STR, 3, &ea, sregs0, th, MSK_WO, sregs, MAX_THNUM*8, 0, 0, NULL, MAX_THNUM*8); \
exe(OP_NOP, &AR[r][1], 0, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0); \
nop(OP_STR, 3, &fb, sregs2, th, MSK_WO, sregs, MAX_THNUM*8, 0, 0, NULL, MAX_THNUM*8); \
exe(OP_NOP, &AR[r][2], 0, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0); \
nop(OP_STR, 3, &gc, sregs4, th, MSK_WO, sregs, MAX_THNUM*8, 0, 0, NULL, MAX_THNUM*8); \
exe(OP_NOP, &AR[r][3], 0, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0); \
nop(OP_STR, 3, &hd, sregs6, th, MSK_WO, sregs, MAX_THNUM*8, 0, 0, NULL, MAX_THNUM*8);

for (INIT1=1,LOOP1=DIV,j=0; LOOP1--; INIT1=0,j+=BLKSIZE/DIV*4) {
    mtop = (LOOP1==0)? mtop+MAX_THNUM*BLKSIZE*4:mtop; /* 最終回のみ PLOAD */
//with-prefetch
//EMAX5A begin inax mapdist=0
/*3*for (CHIP=0; CHIP<NCHIP; CHIP++) {
/*1*/for (INIT0=1,LOOP0=thnum,th=(0-BLKSIZE*4)<<32|((0-32LL)&0xffffffff); LOOP0--; INIT0=0) {
    exe(OP_ADD, &th, INIT0?th:th, EXP_H3210, (BLKSIZE*4)<<32|32LL, EXP_H3210, 0, EXP_H3210, OP_AND, 0xfffffffffffffLL, OP_NOP, 0); /* stage#0 */
    exe(OP_NOP, &thm, th, EXP_H3232, 0, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000fffffffLL, OP_NOP, 0); /* stage#1 */
    exe(OP_ADD3, &mbase, mtop, EXP_H3210, th, EXP_H3210, j, EXP_H3210, OP_NOP, 0, OP_NOP, 0); /* stage#2 */
    nop(OP_LDR, 3, &a, sregs0, th, MSK_WO, sregs, MAX_THNUM*8, 0, 1, NULL, MAX_THNUM*8); /* stage#2 */
    nop(OP_LDR, 3, &e, sregs0, th, MSK_WO, sregs, MAX_THNUM*8, 0, 1, NULL, MAX_THNUM*8); /* stage#2 */
    exe(OP_ADD3, &kbbase, imax_k, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0); /* stage#2 */
    nop(OP_LDR, 3, &fb, sregs2, th, MSK_WO, sregs, MAX_THNUM*8, 0, 1, NULL, MAX_THNUM*8); /* stage#2 */
    nop(OP_LDR, 3, &gc, sregs4, th, MSK_WO, sregs, MAX_THNUM*8, 0, 1, NULL, MAX_THNUM*8); /* stage#2 */
    nop(OP_LDR, 3, &hd, sregs6, th, MSK_WO, sregs, MAX_THNUM*8, 0, 1, NULL, MAX_THNUM*8); /* stage#2 */
    sha256_core1(3, 0);
    sha256_core1(6, 4);
    sha256_core1(9, 8);
    sha256_core1(12, 12);
    sha256_core1(15, 16);
    sha256_core1(18, 20);
    sha256_core1(21, 24);
    sha256_core1(24, 28);
    sha256_core1(27, 32);
    sha256_core1(30, 36);
    sha256_core1(33, 40);
    sha256_core1(36, 44);
    sha256_core1(39, 48);
    sha256_core1(42, 52);
    sha256_core1(45, 56);
    sha256_core1(48, 60);
    sha256_final(51);
}
}
//EMAX5A end
//EMAX5A drain_dirty_lmm
for (th=0; th<thnum; th++) {
    state [th*8+0] += sregs [th*8+0];
    state [th*8+1] += sregs [th*8+2];
    state [th*8+2] += sregs [th*8+4];
    state [th*8+3] += sregs [th*8+6];
    state [th*8+4] += sregs [th*8+1];
    state [th*8+5] += sregs [th*8+3];
    state [th*8+6] += sregs [th*8+5];
    state [th*8+7] += sregs [th*8+7];
}
}

```

sha256-imax-emax6.obj

BR/row: max=13 min=1 ave=10 EA/row: max=5 min=0 ave=0 ARpass/row: max=0




Figure 3.77: SHA256

Appendix A

Appendix

A.1 Prototype systems

Current products for learning IMAX2 2022/3/1
-- First CGRA, based on linear cores (not island-style) --

http://arch.naist.jp/Lectures/PBL_1/index.shtml
<http://arch.naist.jp/proj-arm64/doc/emax6/emax6j.pdf>, [emax6e.pdf](http://arch.naist.jp/proj-arm64/emax6e.pdf)
<http://arch.naist.jp/proj-arm64.tgz>

	IMAX2 8 cores 200MHz 320 operations per 4 cycles EK-U1-ZCU102-G/ZU9EG Memory/core: 128KB Operations/core: 32-load/8-store, quad-sparse-load, 3-cascaded octa-int/media, octa-single-float FMA, 32-stochastic FMA
	IMAX2 16 cores 200MHz 640 operations per 4 cycles TySOM-3A/ZU19EG Memory/core: 128KB Operations/core: 32-load/8-store, quad-sparse-load, 3-cascaded octa-int/media, octa-single-float FMA, 32-stochastic FMA
	IMAX2 128 cores 130MHz 5120 operations per 4 cycles ZCU102+ProdigyLogicModule/VU440 x 2 Memory/core: 64KB Operations/core: 32-load/8-store, quad-sparse-load, 3-cascaded octa-int/media, octa-single-float FMA, 32-stochastic FMA
	IMAX2 256 cores 130MHz 10240 operations per 4 cycles ZCU102+ProdigyLogicModule/VU440 x 4 Memory/core: 64KB Operations/core: 32-load/8-store, quad-sparse-load, 3-cascaded octa-int/media, octa-single-float FMA, 32-stochastic FMA

Computing Architecture Lab. 2022

Figure.A.1: Prototype systems

A.2 Anatomy of IMAX




Figure.A.2: Whole of IMAX2




Figure.A.3: IMAX2 w/o sparse matrix




Figure.A.4: IMAX2 w/o transmission registers (TR)




Figure.A.5: IMAX2 w/o dual port LMM




Figure.A.6: IMAX2 w/o folding




Figure.A.7: IMAX2 w/o AXI-IF




Figure.A.8: IMAX2 w/o multi-threading

A.3 Basic loop structure

```
//EMAX5A begin search mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /*チップ方向は検索対象文書の大きさ方向
    for (INIT0=1,LOOP0=loop,dmy=0; LOOP0--; INIT0=0) { //長さは 32KB 文字まで
        -----
MultiChip: ON
Inner-loop:Inner-loop 開始時に dmy(下位 32bit のみ使用) を初期化
```

```
//EMAX5A begin vbgmm_logsum mapdist=0
for (INIT1=1,LOOP1=RMRGP,row=0-M*4; LOOP1--; INIT1=0) { /* stage#0 /* mapped to FOR() on BR[63][1][0] */
    for (INIT0=1,LOOP0=M/W,bofs=0-W*4; LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &bofs, INIT0?bofs:bofs, EXP_H3210, W*4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD, &row, row, EXP_H3210, INIT0?W*4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_ADD, &rofs, row, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL); /* stage#1 */

MultiChip: OFF
Mid-loop: Inner-loop 開始時に rofs(下位 32bit のみ使用) を定数加算 (Inner-loop 中は rofs 不変)
Inner-loop:Inner-loop 開始時に bofs(下位 32bit のみ使用) を初期化 (ただし bofs 未使用)
```

```
//EMAX5A begin smax2 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
    for (INIT1=1,LOOP1=RMRGP,rofs=(0-IC32)<<32|(0-1LL)&0xffffffff; LOOP1--; INIT1=0) { /* stage#0 /* mapped to FOR() on BR[63][1][0] */
        for (INIT0=1,LOOP0=IC32/32,cofs=(0-32L)<<32|(0)&0xffffffff; LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &bofs, INIT0?cofs:cofs, EXP_H3210, (32L)<<32|(0), EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff1LL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?IC321:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &bofs, rofs, EXP_H3210, cofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0xfffffffffffff1LL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, cofs, EXP_H3210, 0, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL); /* stage#1 */

★★ MultiChip: ON
★★ Mid-loop: Inner-loop 開始時に rofs(上位 32bit:IC32 下位 32bit:1 独立使用) を定数加算
★★ Inner-loop:Inner-loop 開始時に cofgs(上位 32bit:-32 下位 32bit:0) を初期化 cofgs 上位は LD.A bofs=rofs+cofgs の上位は LD.B cofgs=rofs+cofgs の下位は LD/ST.C
```

```
//EMAX5A begin sparse_matrix mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
    for (INIT1=1,LOOP1=RMRGP,rofs=(0-LP*8)<<32|(0-4LL)&0xffffffff; LOOP1--; INIT1=0) { /* stage#0 /* mapped to FOR() on BR[63][1][0] */
        for (INIT0=1,LOOP0=LP,cofs=(OLL)<<32|(0(LL)&0xffffffff); LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?LP*8)<<32|(4LL):0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff1LL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &bofs, rofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff1LL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL); /* stage#1 */

★★ MultiChip: ON
★★ Mid-loop: Inner-loop 開始時に rofs(上位 LP*8 下位 32bit:4 独立使用) を定数加算
★★ Inner-loop:bofs 上位は rofs 上位. oofs 下位は rofs 下位
```

```
//with-prefetch/post-drain
//EMAX5A begin compression mapdist=0
/*3*for (CHIP=0; CHIP<NCHIP; CHIP++) {
/*2*for (INIT1=1,LOOP1=RMRGP,rofs=0; LOOP1--; INIT1=0) {
/*1*for (INIT0=1,LOOP0=M2,cofs=0; LOOP0--; INIT0=0) {
    mps(OP_LDWR, i, &r0, ibase0++, 0, MSK_D0, itop0, M2*RMRGP, 0, 0, itop1, M2*RMRGP);

★★ MultiChip: ON
★★ Mid-loop: simple mapdist=0 but pre-fetch/post-drain is activated
★★ Inner-loop:simple
```

```
//EMAX5A begin tone_curve mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT1=1,LOOP1=RMRGP,rofs=0-AWD*4; LOOP1--; INIT1=0) { /* stage#0 /* mapped to FOR() on BR[63][1][0] */
        for (INIT0=1,LOOP0=AWD,cofs=0; LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL);
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?AWD*4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
            exe(OP_ADD, &bofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL);

MultiChip: ON
Mid-loop: Inner-loop 開始時に rofs(下位 32bit のみ使用) を定数加算
Inner-loop:Inner-loop 開始時に cofgs(下位 32bit のみ使用) を初期化 pofs=rofs+cofgs は LD/ST 共通
```

```
//EMAX5A begin hokan1 mapdist=7
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=AWD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL); /* stage#0 */
        exe(OP_NOP, &jw, cofgs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 15LL, OP_SLL, OLL);
        exe(OP_NOP, &kw, cofgs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 12LL, OP_SLL, 1LL);

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofgs(下位 32bit のみ使用) を初期化 cofgs は LD/ST 共通
```

```
//EMAX5A begin hokan2 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=AWD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 /* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff1LL, OP_NOP, OLL);

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofgs(下位 32bit のみ使用) を初期化 cofgs は LD/ST 共通
```

```
//EMAX5A begin hokan3 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=AWD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD,      &cofs, INIT0?cofs:cofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL);
        exe(OP_NOP,      &jw,   cofs, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, "15LL,          OP_SLL,     OLL);
    }
}
```

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofs(下位 32bit のみ使用) を初期化 cofs は LD/ST 共通

```
//EMAX5A begin expand4k mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=1024,cofs=0-AWD; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD,      &cofs, cofs,      EXP_H3210, AWD,   EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL);
        exe(OP_NOP,      &r0,   cofs,      EXP_H3210, OLL,   EXP_H3210, OLL, EXP_H3210, OP_AND, "1023LL, OP_SRL, 8LL);
        exe(OP_NOP,      &r4,   cofs,      EXP_H3210, OLL,   EXP_H3210, OLL, EXP_H3210, OP_AND, 0x3c0LL, OP_SRL, 6LL);
        exe(OP_ADD,      &r0,   pp[CHIP], EXP_H3210, r0,    EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL,          OP_NOP, OLL);
    }
}
```

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofs(下位 32bit のみ使用) を初期化 cofs は LD/ST 共通

```
//EMAX5A begin unsharp mapdist=1
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=AWD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD,      &cofs, cofs,      EXP_H3210, 4LL,  EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL);
    }
}
```

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofs(下位 32bit のみ使用) を初期化 cofs は LD/ST 共通

```
//EMAX5A begin blur mapdist=1
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=AWD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD,      &cofs, cofs,      EXP_H3210, 4LL,  EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL);
    }
}
```

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofs(下位 32bit のみ使用) を初期化 cofs は LD/ST 共通

```
//EMAX5A begin edge mapdist=1
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=AWD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD,      &cofs, cofs,      EXP_H3210, 4LL,  EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL);
    }
}
```

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofs(下位 32bit のみ使用) を初期化 cofs は LD/ST 共通

```
//EMAX5A begin wdifline mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT0=1,LOOP0=AWD,cofs=0-4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD,      &cofs, cofs,      EXP_H3210, 4LL,  EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL);
    }
}
```

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofs(下位 32bit のみ使用) を初期化 cofs は LD/ST 共通

```
//EMAX5A begin grapes mapdist=1
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT1=1,LOOP1=RMGRP,roofs=0-AWD*4; LOOP1--; INIT1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INIT0=1,LOOP0=AWD-PAD2,coofs=(PAD-1)*4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD,      &coefs, INIT0?coofs:coofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD,      &roofs, roofs,      EXP_H3210, INIT0?AWD*4:10, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD3,    &bcofs, atop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3,    &bcofs, btop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3,    &cofs,  ctop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
        }
    }
}
```

MultiChip: ON
Mid-loop: Inner-loop 開始時に roofs(下位 32bit のみ使用) を定数計算
Inner-loop:Inner-loop 開始時に coefs(下位 32bit のみ使用) を初期化 配列毎に aofs,bcofs,cofs を使用

```
//EMAX5A begin jacobi mapdist=7 /* 7 PAD>0 の場合, PLOAD と LOAD 領域が一部重複.load 中の LMM にも PLOAD を取り込むために渋滞が発生する */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT1=1,LOOP1=RMGRP,roofs=0-AWD*4; LOOP1--; INIT1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INIT0=1,LOOP0=AWD-PAD2,coofs=(PAD-1)*4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD,      &coefs, INIT0?coofs:coofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD,      &roofs, roofs,      EXP_H3210, INIT0?AWD*4:10, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD3,    &bcofs, btop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3,    &cofs,  ctop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
        }
    }
}
```

MultiChip: ON
Mid-loop: Inner-loop 開始時に roofs(下位 32bit のみ使用) を定数計算
Inner-loop:Inner-loop 開始時に coefs(下位 32bit のみ使用) を初期化 配列毎に bofs,cofs を使用

```
//EMAX5A begin fd6 mapdist=11 /* 11 */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INIT1=1,LOOP1=RMGRP,roofs=0-AWD*4; LOOP1--; INIT1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INIT0=1,LOOP0=AWD-PAD2,coofs=(PAD-1)*4; LOOP0--; INIT0=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD,      &coefs, INIT0?coofs:coofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD,      &roofs, roofs,      EXP_H3210, INIT0?AWD*4:10, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD3,    &bcofs, btop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3,    &cofs,  ctop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
        }
    }
}
```

MultiChip: ON
Mid-loop: Inner-loop 開始時に roofs(下位 32bit のみ使用) を定数計算
Inner-loop:Inner-loop 開始時に coefs(下位 32bit のみ使用) を初期化 配列毎に bofs,cofs を使用

```
//EMAX5A begin resid mapdist=12 /* 12 */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INITI1=1,LOOP1=RNGRP,roofs=0;AWD*4; LOOP1--; INITI1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INITO=1,LOOP0=AWD-PAD*4; LOOP0--; INITO=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &cofs, INITO?coefs:coofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &roofs, roofs, EXP_H3210, INITO?AWD*4:0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD3, &roofs, btop[CHIP], EXP_H3210, roofs, EXP_H3210, coefs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3, &cofs, ctop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3, &dofs, dtop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */

MultiChip: ON
Mid-loop: Inner-loop 開始時に roofs(下位 32bit のみ使用) を定数加算
Inner-loop:Inner-loop 開始時に coefs(下位 32bit のみ使用) を初期化 配列毎に bofs,coefs,dofs を使用
```

```
//EMAX5A begin wave2d mapdist=8 /* 8 */
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INITI1=1,LOOP1=RNGRP,roofs=0;AWD*4; LOOP1--; INITI1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INITO=1,LOOP0=AWD-PAD*2,coofs=(PAD-1)*4; LOOP0--; INITO=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &cofs, INITO?coefs:coofs, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &roofs, roofs, EXP_H3210, INITO?AWD*4:0, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD3, &z0ofs, ztop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3, &z1ofs, ztop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD3, &z2ofs, ztop[CHIP], EXP_H3210, roofs, EXP_H3210, coofs, EXP_H3210, OP_AND, 0x000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */

MultiChip: ON
Mid-loop: Inner-loop 開始時に roofs(下位 32bit のみ使用) を定数加算
Inner-loop:Inner-loop 開始時に coefs(下位 32bit のみ使用) を初期化 配列毎に z0ofs,z1ofs,z2ofs を使用
```

```
//EMAX5A begin cnn mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC/#chip) */
    for (INITI1=1,LOOP1=RNGRP,rofs=0;M*4; LOOP1--; INITI1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INITO=1,LOOP0=(M-2)/2,cofs=0;8; LOOP0--; INITO=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &cofs, INITO?coofs:rofs, EXP_H3210, 8, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INITO?M*4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, coefs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */

MultiChip: ON
Mid-loop: Inner-loop 開始時に rofs(下位 32bit のみ使用) を定数加算
Inner-loop:Inner-loop 開始時に coefs(下位 32bit のみ使用) を初期化 rofs+coefs は LD/ST 共通
```

```
//EMAX5A begin mm mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
    for (INITI1=1,LOOP1=RNGRP,rofs=(0-L*4)<<32|((0-M*4)&0xffffffff); LOOP1--; INITI1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INITO=1,LOOP0=M/2,W/8,cofs=(0-W*8)<<32|((0-W*8)&0xffffffff); LOOP0--; INITO=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &cofs, INITO?cofs:rofs, EXP_H3210, (W*8)<<32|(W*8), EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INITO?L*4:<<32|(M*2):0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, coefs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffffffffLL, OP_NOP, OLL); /* stage#1 */

★★ MultiChip: ON
★★ Mid-loop: Inner-loop 開始時に rofs(上位 32bit:L*4 下位 32bit:M*2 独立使用) を定数加算
★★ Inner-loop:Inner-loop 開始時に coefs(上位 32bit:-W*8 下位 32bit:-W*8) を初期化 coefs 上位は LD.A coefs=rofs+coefs の下位は ST.C
```

```
//EMAX5A begin inv_x1 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (INITI1=1,LOOP1=RNGRP,rofs=0-M*4; LOOP1--; INITI1=0) { /* stage#0 *//* mapped to FOR() on BR[63][1][0] */
        for (INITO=1,LOOP0=M-(1+i),cofs=0; LOOP0--; INITO=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &cofs, INITO?cofs:rofs, EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INITO?M*4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &cofs, rofs, EXP_H3210, coefs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#1 */

MultiChip: ON
Mid-loop: Inner-loop 開始時に rofs(下位 32bit のみ使用) を定数加算
Inner-loop:Inner-loop 開始時に coefs(下位 32bit のみ使用) を初期化 cofsf,rofs,coofs を使用
```

```
//EMAX5A begin inv_x2 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (INITI1=1,LOOP0=jc,cofs=0;4; LOOP0--; INITI1=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &cofs, cofsf, EXP_H3210, 4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofsf(下位 32bit のみ使用) を初期化
```

```
//EMAX5A begin inv_x3 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (INITI1=1,LOOP0=jc,cofs=jc*4; LOOP0--; INITI1=0) { /* stage#0 *//* mapped to FOR() on BR[63][0][0] */
        exe(OP_ADD, &cofs, cofsf, EXP_H3210, -4, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000ffffffffffLL, OP_NOP, OLL); /* stage#0 */

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofsf(下位 32bit のみ使用) を初期化
```

```
//EMAX5A begin gather mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (INITI1=1,LOOP0=CRANGE,x[CHIP]=PAD-1; LOOP0--; INITI1=0) {
        exe(OP_ADD, &x[CHIP], x[CHIP], EXP_H3210, 1LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_SUB, &x1, -1LL, EXP_H3210, x[CHIP], EXP_H3210, OLL, EXP_H3210, OP_AND, 15LL, OP_NOP, OLL); /* stage#1 */
        exe(OP_MULH, &x2, x[CHIP], EXP_H3210, r1, EXP_H3210, (ULL)ofs, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRSL, 4LL); /* stage#1 */
        exe(OP_MULH, &x4, EXP_H3210, r2, EXP_H3210, 75LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
        exe(OP_ADD3, &r0, EXP_H3210, r3, EXP_H3210, r4, EXP_H3210, (ULL)yin0[CHIP], EXP_H3210, OP_OR, OLL, OP_SLL, 2LL); /* stage#3 */
        exe(OP_ADD, &r1, r3, EXP_H3210, r4, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL); /* stage#3 */

MultiChip: ON
Inner-loop:Inner-loop 開始時に cofsf(下位 32bit のみ使用) を初期化
```

```
//EMAX5A begin gndepth mapdist=3
for (CHIP=0; CHIP<NCHIP; CHIP++) {
    for (INITI=1,LOOP0=CRANGE,x[CHIP]=PAD-1; LOOP0--; INITI=0) {
        exe(OP_ADD, &x[CHIP], x[CHIP],           1LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
        exe(OP_SUB, &r1,           -1LL, EXP_H3210, x[CHIP], EXP_H3210, OLL, EXP_H3210, OP_AND, 15LL, OP_NOP, OLL); /* stage#1 */
        exe(OP_NOP, &r2,           1LL, EXP_H3210, x[CHIP], EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRL, 4LL); /* stage#1 */
        exe(OP_MULH, &r3,           r1, EXP_H3210, (U11)ofs, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_SRL, 4LL); /* stage#2 */
        exe(OP_MULU, &r4,           r2, EXP_H3210, 75LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
        exe(OP_ADD3, &r0,           r3, EXP_H3210, r4, EXP_H3210, (U11)yin0[CHIP], EXP_H3210, OP_OR, OLL, OP_SLL, 2LL); /* stage#3 */
        exe(OP_ADD, &r1,           r3, EXP_H3210, r4, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP_NOP, OLL); /* stage#3 */
    }
}
```

MultiChip: ON

Inner-loop:Inner-loop 開始時に cofs(下位 32bit のみ使用) を初期化

```
//EMAX5A begin cnn5x5 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
    for (INITI=1,LOOP1=RNGRP,rofs=(0-IM4)<<32|((0-M4)&0xffffffff); LOOP1--; INITI=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
        for (INITO=1,LOOP0=M,cofs=(0-4LL)<<32|((0-4L)&0xffffffff); LOOP0--; INITO=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?IM4M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffffffffffff, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &iofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffff00000000LL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD, &cofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff, OP_NOP, OLL); /* stage#1 */
    }
}
```

★ MultiChip: ON

★ Mid-loop: Inner-loop 開始時に rofs(上位 32bit:IM4 下位 32bit:M4 独立使用) を定数加算

★ Inner-loop:Inner-loop 開始時に cofs(上位 32bit:-4 下位 32bit:-4) を初期化 iofs=rofs+coefs の上位 oofs=rofs+coefs の下位

```
//EMAX5A begin cnn3x3 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
    for (INITI=1,LOOP1=RNGRP,rofs=(0-IM4)<<32|((0-M4)&0xffffffff); LOOP1--; INITI=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
        for (INITO=1,LOOP0=M,cofs=(0-4LL)<<32|((0-4L)&0xffffffff); LOOP0--; INITO=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?IM4M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &iofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffff00000000LL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD, &cofs, rofs, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff, OP_NOP, OLL); /* stage#1 */
    }
}
```

★ MultiChip: ON

★ Mid-loop: Inner-loop 開始時に rofs(上位 32bit:IM4 下位 32bit:M4 独立使用) を定数加算

★ Inner-loop:Inner-loop 開始時に cofs(上位 32bit:-4 下位 32bit:-4) を初期化 iofs=rofs+coefs の上位 oofs=rofs+coefs の下位

```
//EMAX5A begin cnn2x2 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
    for (INITI=1,LOOP1=BATCH,img=(0-IM4)<<32|((0-M4)&0xffffffff); LOOP1--; INITI=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
        for (INITO=1,LOOP0=M,cofs=(0-4LL)<<32|((0-4L)&0xffffffff); LOOP0--; INITO=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
            exe(OP_ADD, &img, img, EXP_H3210, INIT0?IM4M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &iofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffff00000000LL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD, &cofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff, OP_NOP, OLL); /* stage#1 */
    }
}
```

★ MultiChip: ON

★ Mid-loop: Inner-loop 開始時に img (上位 32bit:IM4 下位 32bit:M4 独立使用) を定数加算

★ Inner-loop:Inner-loop 開始時に cofs(上位 32bit:-4 下位 32bit:-4) を初期化 iofs=img+coefs の上位 oofs=img+coefs の下位

```
//EMAX5A begin sgmem00 mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* will be parallelized by multi-chip (M/#chip) */
    for (INITI=1,LOOP1=RNGRP,rofs=(0-K4A)<<32|((0-W4)&0xffffffff); LOOP1--; INITI=0) { /* stage#0 */ /* mapped to FOR() on BR[63][1][0] */
        for (INITO=1,LOOP0=N/W,cofs=(0-W4)<<32|((0-W4)&0xffffffff); LOOP0--; INITO=0) { /* stage#0 */ /* mapped to FOR() on BR[63][0][0] */
            exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, (W4)*<<32|(W4), EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &rofs, rofs, EXP_H3210, INIT0?K4An4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &cofs, rofs, EXP_H3210, cofs, EXP_H3210, O, EXP_H3210, OP_AND, 0xfffffff, OP_NOP, OLL); /* stage#1 */
    }
}
```

★★ MultiChip: ON

★★ Mid-loop: Inner-loop 開始時に rofs(上位 32bit:KA4 下位 32bit:n4 独立使用) を定数加算

★★ Inner-loop:Inner-loop 開始時に cofs(上位 32bit:-W4 下位 32bit:-W4) を初期化 cofs 上位は LD.A rofs 上位は ST.C

```
//EMAX5A begin back_g_ker mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
    for (INITI=1,LOOP1=BATCH,img=(0-IM4)<<32|((0-M4)&0xffffffff); LOOP1--; INITI=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
        for (INITO=1,LOOP0=M,cofs=(0-4LL)<<32|((0-4L)&0xffffffff); LOOP0--; INITO=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
            exe(OP_ADD, &img, img, EXP_H3210, INIT0?IM4M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &iofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xffffffff00000000LL, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD, &cofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff, OP_NOP, OLL); /* stage#1 */
    }
}
```

★ MultiChip: ON

★ Mid-loop: Inner-loop 開始時に img (上位 32bit:IM4 下位 32bit:M4 独立使用) を定数加算

★ Inner-loop:Inner-loop 開始時に cofs(上位 32bit:-4 下位 32bit:-4) を初期化 iofs=img+coefs の上位 oofs=img+coefs の下位

```
//EMAX5A begin back_in mapdist=0
for (CHIP=0; CHIP<NCHIP; CHIP++) { /* output channels are parallelized by multi-chip (OC4/#chip) */
    for (INITI=1,LOOP1=BATCH,img=(0-IM4)<<32|((0-M4)&0xffffffff); LOOP1--; INITI=0) { /* mapped to FOR() on BR[63][1][0] */ /* stage#0 */
        for (INITO=1,LOOP0=M,cofs=(0-4LL)<<32|((0-4L)&0xffffffff); LOOP0--; INITO=0) { /* mapped to FOR() on BR[63][0][0] */ /* stage#0 */
            exe(OP_ADD, &img, img, EXP_H3210, INIT0?IM4M4:0, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &cofs, INIT0?cofs:cofs, EXP_H3210, 4LL<<32|4LL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffffffffff, OP_NOP, OLL); /* stage#0 */
            exe(OP_ADD, &iofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00000000fffff, OP_NOP, OLL); /* stage#1 */
            exe(OP_ADD, &cofs, img, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_AND, 0xfffffff, OP_NOP, OLL); /* stage#1 */
    }
}
```

★ MultiChip: ON

★ Mid-loop: Inner-loop 開始時に img (上位 32bit:M4 下位 32bit:IM4 独立使用) を定数加算

★ Inner-loop:Inner-loop 開始時に cofs(上位 32bit:-4 下位 32bit:-4) を初期化 iofs=img+coefs の下位 oofs=img+coefs の上位

A.4 Basic data flow

```
//search
exe(OP_ADD,      &r0,[CHIP], t0[CHIP], EXP_H3210, 1L, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0000ffffffffffULL, OP_NOP, OLL);
exe(OP_MCAS,     &r00, slen0, EXP_H3210, 1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MCAS,     &r01, slen0, EXP_H3210, 2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MCAS,     &r02, slen0, EXP_H3210, 3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MCAS,     &r03, slen0, EXP_H3210, 4, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDBR,    1, &BR[1][0][1], t0[CHIP], 0, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
mop(OP_LDBR,    1, &BR[1][0][0], t0[CHIP], 1, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
mop(OP_LDBR,    1, &BR[1][1][1], t0[CHIP], 2, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
mop(OP_LDBR,    1, &BR[1][1][0], t0[CHIP], 3, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
mop(OP_LDBR,    1, &BR[1][2][1], t0[CHIP], 4, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
mop(OP_LDBR,    1, &BR[1][2][0], t0[CHIP], 5, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
mop(OP_LDBR,    1, &BR[1][3][1], t0[CHIP], 6, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
mop(OP_LDBR,    1, &BR[1][3][0], t0[CHIP], 7, MSK_DO, r0t[CHIP], dvi, 0, 0, (U11)NULL, dvi);
exe(OP_CMP_NE,   &r16, c00, EXP_H3210, BR[1][0][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r00, OP_NOP, OLL); // 1 if unmatch
exe(OP_CMP_NE,   &r17, c01, EXP_H3210, BR[1][0][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r01, OP_NOP, OLL); // 1 if unmatch
exe(OP_CMP_NE,   &r18, c02, EXP_H3210, BR[1][1][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r02, OP_NOP, OLL); // 1 if unmatch
exe(OP_CMP_NE,   &r19, c03, EXP_H3210, BR[1][1][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r03, OP_NOP, OLL); // 1 if unmatch
exe(OP_MCAS,     &r04, slen0, EXP_H3210, 5, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MCAS,     &r05, slen0, EXP_H3210, 6, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MCAS,     &r06, slen0, EXP_H3210, 7, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MCAS,     &r07, slen0, EXP_H3210, 8, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_CMP_NE,   &r20, c04, EXP_H3210, BR[1][2][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r04, OP_NOP, OLL); // 1 if unmatch
exe(OP_CMP_NE,   &r21, c05, EXP_H3210, BR[1][2][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r05, OP_NOP, OLL); // 1 if unmatch
exe(OP_CMP_NE,   &r22, c06, EXP_H3210, BR[1][3][1], EXP_H3210, OLL, EXP_H3210, OP_AND, r06, OP_NOP, OLL); // 1 if unmatch
exe(OP_CMP_NE,   &r23, c07, EXP_H3210, BR[1][3][0], EXP_H3210, OLL, EXP_H3210, OP_AND, r07, OP_NOP, OLL); // 1 if unmatch
exe(OP_ADD3,     &r10, r16, EXP_H3210, r17, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
exe(OP_ADD3,     &r11, r19, EXP_H3210, r20, EXP_H3210, r21, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
exe(OP_ADD3,     &r12, r22, EXP_H3210, r23, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
exe(OP_ADD3,     &r00, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
exe(OP_MCAS,     &r31, OLL, EXP_H3210, r00, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); //
mop(OP_STWR, 3, &r31, r0[CHIP]+4+, 0, MSK_DO, r0t[CHIP], dwo, 0, 0, (U11)NULL, dwo); // FF if match
```

メモリ参照/演算パターン：(b) 離散ランダム参照計算

```
//vbgmm_logsum
mop(OP_LDWR, 1, &b00, (U11)c600, (U11)rofs, MSK_W0, (U11)c60, M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#2 */
exe(OP_ADD, &b00, INIT0?b00:b00, EXP_H3210, PARAM, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
mop(OP_STWR, 1, &b00, (U11)rofs, (U11)c600, MSK_DO, (U11)c60, M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); /* stage#2 */
```

メモリ参照/演算パターン：(c) 連続アドレス累積計算(中間 loop), (d) 固定アドレス累積計算(最内 loop)

OP_ADD の動作：通常の C コンパイラでは、INIT0?b00:b00 は b00 と同じ。前回 ST された値が次回 LD され、ADD により累積され再度 ST される。

IMAX の場合は、最内 loop の初回 (INIT0=1 の時) のみ LD 値が演算器に入力され、以後は演算器出力が入力される。演算結果は毎回 ST される。

演算結果は同じであるが、IMAX は演算器出力のフォワーディングに読み替えて高速化する。つまり、INIT0?b00 は LD 値/演算出力値の切替え指示である。

INIT0?b00 の記述がない場合、IMAX 起動時のみ LD 値が参照され、以後は演算器出力が参照されるため、最内 loop の総和ではなく、2 重 loop 全体の総和が ST される。

上記記述は自己更新型なので同一 UNIT に写像されるものの、ST は LD の 4 サイクル後に実行されるため、毎サイクル更新する offs を同一レジスタに共有できない。

このため、OP_LDWR では (U11)c600,(U11)rofs, OP_STWR では (U11)rofs,(U11)c600 と、異なる offs に同一伝搬レジスタを共有させない必要がある。

誤って、順序を揃えて記述した場合、コンパイラは伝搬レジスタ競合エラーを出力する。

```
#define smax2_core1(r, s)
m04(OP_LDR0, 1, &BR[r][2], (U11)b0, (U11)b0, (U11)bofs, MSK_W1, (U11)b, IC32D4RMGRP, 0, 0, (U11)NULL, IC32D4RMGRP); /* stage#2 */
m04(OP_LDR0, 1, &BR[r][1], (U11)a[s][CHIP], (U11)cofs, MSK_W1, (U11)a[s][CHIP], IC32D4, 0, 0, (U11)NULL, IC32D4); /* stage#2 */
exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */
mop(OP_LDBR, 1, &b00, (U11)co[s][CHIP], (U11)oofs, MSK_W0, (U11)c[s][CHIP], RMGRPD4, 0, 1, (U11)NULL, RMGRPD4); /* stage#2 */
ex4(OP_SFMA, &b00, INIT0?b00:b00, EXP_H3210, BR[r][1], EXP_H3210, BR[r][2], EXP_H3210, OP_NOP, 3L, OP_NOP, OLL); /* stage#2 */
mop(OP_STWR, 1, &b00, (U11)oofs, (U11)c[s][CHIP], MSK_DO, (U11)c[s][CHIP], RMGRPD4, 0, 1, (U11)NULL, RMGRPD4); /* stage#2 */

メモリ参照/演算パターン：(a) 行列型 SIMD 計算、(c) 連続アドレス累積計算(中間 loop), (d) 固定アドレス累積計算(最内 loop), (e) 32 要素積和演算
```

OP_SFMA の動作：通常の C コンパイラでは、INIT0?b00:b00 は b00 と同じ。前回 ST された値が次回 LD され、SFMA により累積され再度 ST される。

IMAX の場合は、最内 loop の初回 (INIT0=1 の時) のみ LD 値が演算器に入力され、以後は演算器出力が入力される。演算結果は毎回 ST される。

演算結果は同じであるが、IMAX は演算器出力のフォワーディングに読み替えて高速化する。つまり、INIT0?b00 は LD 値/演算出力値の切替え指示である。

INIT0?b00 の記述がない場合、IMAX 起動時のみ LD 値が参照され、以後は演算器出力が参照されるため、最内 loop の総和ではなく、2 重 loop 全体の総和が ST される。

上記記述は自己更新型なので同一 UNIT に写像されるものの、ST は LD の 4 サイクル後に実行されるため、毎サイクル更新する base と ofs が各々共有する。

このため、OP_LDWR では (U11)c0[s][CHIP],(U11)oofs, OP_STWR では (U11)oofs,(U11)c0[s][CHIP] と、異なる ofs に同一伝搬レジスタを共有させない必要がある。

誤って、順序を揃えて記述した場合、コンパイラは伝搬レジスタ競合エラーを出力する。

```
define sparse_core1(r, h)
mex(OP_CMPA_LE, &b0[h], INIT0?b0:h0, INIT0?0:8, OP_CMPA_GE, &a0[h][CHIP], INIT0?0[b][CHIP]:a0[h][CHIP], INIT0?0:8, OLL, BR[r][2][1], BR[r][2][0]); \
mop(OP_LDR, 3, &BR[r][2][1], b0[h], bofs, MSK_W1, b, 2*L*RMGRP, 0, 0, NULL, 2*L*RMGRP); /* LMM[2] col12*/\
mop(OP_LDR, 3, &BR[r][2][0], a0[h][CHIP], bofs, MSK_W0, a[h][CHIP], 2*L, 0, 0, NULL, 2*L); /* LMM[1] col12*/\
exe(OP_NOP, &AR[r][0], OLL, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, 0); \
mop(OP_LDRW, 1, &c00, co0[h][CHIP], oofs, MSK_W0, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP); \
exe(OP_CFMF, 1, &c00, INIT0?c00:c00, EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][2][0], EXP_H3210, OP_NOP, 0, OP_NOP, 0); \
mop(OP_STWR, 1, &c00, oofs, co(h)[CHIP], MSK_DO, c[h][CHIP], RMGRP, 0, 1, NULL, RMGRP);

メモリ参照/演算パターン：(c) 連続アドレス累積計算(中間 loop), (d) 固定アドレス累積計算(最内 loop), (f) 上位 32bit 位置情報、下位 32bit 要素値からなる疎行列
```

OP_CMPA の動作：最内ループの先頭では参照アドレス+b0 と a[h][CHIP]+0 を使用し、以後、LDR の上位 32bit の比較結果に応じて 8 を加算。

OP_CFMF の動作：LDR の上位 32bit が同じであれば、下位 32bit 同士の乗算を実行し、第 1 オペランドに加算。

```
//sparse matrix compression
//with-prefetch/post-drain
mop(OP_LDWR, 1, &r0, ibase0++, 0, MSK_DO, itop0, M2*RMGRP, 0, 0, 0, itop1, M2*RMGRP);
exe(OP_ADD, &r1, r1, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
exe(OP_NOP, &std, r1, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, r0, OP_NOP, OLL);
exe(OP_CMP_EQ, &cc0, r0, EXP_H1010, 0x8000000000LL, EXP_H1010, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
exe(OP_CMP_EQ, &cc1, r0, EXP_H1010, 0x8000000000LL, EXP_H1010, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
exe(OP_NOP, &c00, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, OP_OR, cc1, OP_NOP, OLL);
exe(OP_CFMV, 1, &c00, EXP_H3210, 0, EXP_H3210, 0, EXP_H3210, 8, EXP_H3210, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
exe(OP_ADD, &kobase0, kobase0, obase0, EXP_H3210, oofs, EXP_H3210, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
mop(OP_STR, 3, &kobase0, Bas1P, 0, MSK_DO, Bas1P, 2, 0, 0, 0, NULL, 2);
exe(OP_NOP, &AR[5][0], 0, EXP_H3210, 0, EXP_H1010, 0, EXP_H3210, OP_NOP, 0, OP_NOP, OLL);
cex(OP_CEXE, &rex0, 0, 0, 0, cc2, 0x00001);
mop(OP_STR, ex0, &std, obase0, 0, MSK_DO, otop0, LP*2*RMGRP, 0, 0, otop1, LP*2*RMGRP);

メモリ参照/演算パターン：(b) 離散ランダム参照計算
```

```
//tone_curve
mop(OP_LDWR, 1, &BR[2][1][1], (U11)rtop0[CHIP], pofs, MSK_DO, (U11)rtop0[CHIP], AWD*RMGRP, 0, 0, (U11)NULL, AWD*RMGRP); /* stage#2 */
mop(OP_LDBR, 1, &BR[3][1][1], (U11)t1, BR[2][1][1], MSK_BS, (U11)t1, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#3 */
mop(OP_LDBR, 1, &BR[3][2][1], (U11)t2, BR[2][1][1], MSK_B2, (U11)t2, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#3 */
mop(OP_LDBR, 1, &BR[3][3][1], (U11)t3, BR[2][1][1], MSK_B1, (U11)t3, 256/4, 0, 0, (U11)NULL, 256/4); /* stage#3 */
exe(OP_MMRG, &r1, BR[3][1][1], EXP_H3210, BR[3][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
mop(OP_STWR, 3, &r1, (U11)dtop0[CHIP], pofs, MSK_DO, (U11)dtop0[CHIP], AWD*RMGRP, 0, 0, (U11)NULL, AWD*RMGRP); /* stage#3 */
```

メモリ参照/演算パターン：(b) 離散ランダム参照計算

```
//hokan1
exe(OP_ADD,    kr12,      c0[CHIP], EXP_H3210, jw, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_ADD3,   kr13,      p0[CHIP], EXP_H3210, jw, EXP_H3210, kw, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR,  1, &r0,      r12,      OLL, MSK_DO, (U11)c0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &r1,      r12,      4LL, MSK_DO, (U11)c0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &r2,      r12,      8LL, MSK_DO, (U11)c0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &r3,      r12,      12LL, MSK_DO, (U11)c0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &BR[4][0][1], r13,      -16LL, MSK_DO, (U11)p0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &r25,     r13,      -12LL, MSK_DO, (U11)p0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &r26,     r13,      -8LL, MSK_DO, (U11)p0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &r27,     r13,      -4LL, MSK_DO, (U11)p0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR,  1, &r28,     r13,      0LL, MSK_DO, (U11)p0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MSSAD,  &r11,      OLL, EXP_H3210, r0, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MSSAD,  &r13,      OLL, EXP_H3210, r1, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MSSAD,  &r15,      OLL, EXP_H3210, r2, EXP_H3210, r27, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MSSAD,  &r17,      OLL, EXP_H3210, r3, EXP_H3210, r28, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MSSAD,  &r19,      OLL, EXP_H3210, r0, EXP_H3210, BR[4][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MSSAD,  &r12,      OLL, EXP_H3210, r1, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MSSAD,  &r14,      OLL, EXP_H3210, r2, EXP_H3210, r26, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MSSAD,  &r16,      OLL, EXP_H3210, r3, EXP_H3210, r27, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MAUAH,  &r20,      r10, EXP_H3210, r12, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL);
exe(OP_MAUAH,  &r21,      r11, EXP_H3210, r13, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);
exe(OP_MAUAH,  &r24,      r14, EXP_H3210, r16, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MAUAH,  &r25,      r15, EXP_H3210, r17, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MAUAH,  &r10,      r20, EXP_H3210, r24, EXP_H3210, OLL, EXP_H3210, OP_SUMHL, OLL, OP NOP, OLL);
exe(OP_MAUAH,  &r11,      r21, EXP_H3210, r25, EXP_H3210, OLL, EXP_H3210, OP_SUMHH, OLL, OP NOP, OLL);
mop(OP_LDWR,  1, &BR[9][0][1], r0[t0[CHIP], cofs, MSK_DO, (U11)t0[CHIP], AWD, 0, 1, (U11)NULL, AWD];
exe(OP_MAUSH,  &AR[9][0],  BR[9][0][1], EXP_H3210, r10, EXP_H3210, r11, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
mop(OP_STWR,  3, &AR[9][0],  cofs, t0[CHIP], MSK_DO, (U11)t0[CHIP], AWD, 0, 1, (U11)NULL, AWD);
```

メモリ参照/演算パターン：(b) 離散ランダム参照計算, (c) 連続アドレス累算計算

```
//hokan2
mop(OP_LDWR, 1, &r10,      t00[CHIP], cofs, MSK_DO, t00[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_NOP,     &r28,      (-2LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix0, OP_NOP, OLL);
mop(OP_LDWR,  1, &r12,      t01[CHIP], cofs, MSK_DO, t00[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_NOP,     &r29,      (-1LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix0, OP_NOP, OLL);
mop(OP_LDWR,  1, &r14,      t02[CHIP], cofs, MSK_DO, t00[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_NOP,     &r31,      (1LL<<24), EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP_OR, ix0, OP_NOP, OLL);
mop(OP_LDWR,  1, &r16,      t03[CHIP], cofs, MSK_DO, t00[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MINL3,  &r10,      r29, EXP_H3210, r28, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);
exe(OP_MINL3,  &r12,      ix0, EXP_H3210, r29, EXP_H3210, r12, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MINL3,  &r14,      ix0, EXP_H3210, ix0, EXP_H3210, r14, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MINL3,  &r16,      r31, EXP_H3210, r31, EXP_H3210, r16, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MINL,   &r20,      r10, EXP_H3210, r12, EXP_H3210, r12, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MINL,   &r24,      r14, EXP_H3210, r16, EXP_H3210, r16, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MINL,   &r0,       r20, EXP_H3210, r24, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
mop(OP_LDWR,  1, &BR[33][0][1], xy[CHIP], cofs, MSK_DO, xy[CHIP], AWD, 0, 1, (U11)NULL, AWD);
exe(OP_MINL,   &AR[33][0],  r0, EXP_H3210, BR[33][0][1], EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
mop(OP_STWR,  3, &AR[33][0],  cofs, xy[CHIP], MSK_DO, xy[CHIP], AWD, 0, 1, (U11)NULL, AWD);
```

メモリ参照/演算パターン：(b) 離散ランダム参照計算, (c) 連続アドレス累算計算

```
//hokan3
mop(OP_LDWR, 1, &r10,      xy[CHIP], jw, MSK_DO, xy[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_NOP,     &r2,      r10, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x0ffff0000LL, OP_SRAA, 22LL); /*x*/
exe(OP_NOP,     &r3,      r10, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_AND, 0x00ff0000LL, OP_SRAB, 16LL); /*y*/
exe(OP_ADD,     &r4,      r2, EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);

mop(OP_LDWR, 1, &r10,      rp0[CHIP], r4, MSK_DO, rp0[CHIP], AWD, 0, 0, (U11)NULL, AWD); /*rp0[cofs+x]*/
exe(OP_CMP_EQ,  &r5,      r3, EXP_H3210, -2, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_CMOV,    &r0,      r5, EXP_H3210, r10, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);

mop(OP_LDWR, 1, &r10,      rp1[CHIP], r4, MSK_DO, rp1[CHIP], AWD, 0, 0, (U11)NULL, AWD); /*rp1[cofs+x]*/
exe(OP_CMP_EQ,  &r5,      r3, EXP_H3210, -1, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_CMOV,    &r0,      r5, EXP_H3210, r10, EXP_H3210, r0, EXP_H3210, OP NOP, OLL, OP NOP, OLL);

mop(OP_LDWR, 1, &r10,      rp2[CHIP], r4, MSK_DO, rp2[CHIP], AWD, 0, 0, (U11)NULL, AWD); /*rp2[cofs+x]*/
exe(OP_CMP_EQ,  &r5,      r3, EXP_H3210, 0, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_CMOV,    &r0,      r5, EXP_H3210, r10, EXP_H3210, r0, EXP_H3210, OP NOP, OLL, OP NOP, OLL);

mop(OP_LDWR, 1, &r10,      rp3[CHIP], r4, MSK_DO, rp3[CHIP], AWD, 0, 0, (U11)NULL, AWD); /*rp3[cofs+x]*/
exe(OP_CMP_EQ,  &r5,      r3, EXP_H3210, 1, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_CMOV,    &r0,      r5, EXP_H3210, r10, EXP_H3210, r0, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
mop(OP_STWR, 3, &r0,      dp[CHIP], cofs, MSK_DO, dp[CHIP], AWD, 0, 1, (U11)NULL, AWD);
```

メモリ参照/演算パターン：(b) 離散ランダム参照計算

```
//expand4k
exe(OP_MAUH3,      kr19,    r13,      EXP_H3210, r14,      EXP_H3210, r15,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,        kr21,    sk1[CHIP], EXP_H3210, r1,      EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,     kr10,    r0,      1284, MSK_DO,      (U11)p2[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
exe(OP_MLUH,        kr22,    sk1[CHIP], EXP_H3210, r2,      EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,     kr11,    r0,      1276, MSK_DO,      (U11)p2[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
exe(OP_MLUH,        kr23,    sk1[CHIP], EXP_H3210, r3,      EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,     kr12,    r0,      1280, MSK_DO,      (U11)p2[CHIP], AWD,      0, 0, (U11)NULL,      AWD);

exe(OP_MLUH,        kr13,    r10,      EXP_B5410, r21,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,        kr14,    r11,      EXP_B5410, r22,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,        kr15,    r12,      EXP_B5410, r23,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);

exe(OP_MAUH3,      kr20,    r13,      EXP_H3210, r14,      EXP_H3210, r15,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,        kr13,    r10,      EXP_B7632, r21,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,        kr14,    r11,      EXP_B7632, r22,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,        kr15,    r12,      EXP_B7632, r23,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);

exe(OP_MAUH3,      kr21,    r13,      EXP_H3210, r14,      EXP_H3210, r15,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MAUH3,      kr21,    r17,      EXP_H3210, r19,      EXP_H3210, r21,      EXP_H3210, OP_OR, OLL,      OP_SRLM, SLL);
exe(OP_MAUH3,      kr20,    r16,      EXP_H3210, r18,      EXP_H3210, r20,      EXP_H3210, OP_OR, OLL,      OP_SRLM, SLL);

exe(OP_MH2BW,       kr31,    r21,      EXP_H3210, r20,      EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_STWR, 3,     kr31,    (U11)(rp[CHIP]++),      OLL,      MSK_DO,      (U11)(rp[CHIP], 1024, 0, 0, (U11)NULL, 1024);
```

メモリ参照/演算パターン: (b) 離散ランダム参照計算

```
//unsharp
exe(OP_ADD,          kpofs, pc0[CHIP], EXP_H3210, cof5, EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,      kr1,    pofs,      -1276, MSK_DO,      (U11)pp0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
mop(OP_LDWR, 1,      kr2,    pofs,      -1284, MSK_DO,      (U11)pp0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
mop(OP_LDWR, 1,      kr5,    pofs,      -1280, MSK_DO,      (U11)pp0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
exe(OP_MAUH,         kr11,   r1,      EXP_B5410, r2,      EXP_B5410, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,      kr6,    pofs,      4,      MSK_DO,      (U11)pc0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
mop(OP_LDWR, 1,      kr7,    pofs,      -4,      MSK_DO,      (U11)pc0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
exe(OP_MAUH,         kr12,   r1,      EXP_B7632, r2,      EXP_B7632, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,      kr0,    pofs,      0,      MSK_DO,      (U11)pc0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
exe(OP_MLUH,         kr20,   r0,      EXP_B5410, 239,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,      kr3,    pofs,      1284, MSK_DO,      (U11)pn0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
mop(OP_LDWR, 1,      kr4,    pofs,      1276, MSK_DO,      (U11)pn0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
exe(OP_MLUH,         kr21,   r0,      EXP_B7632, 239,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_LDWR, 1,      kr8,    pofs,      1280, MSK_DO,      (U11)pn0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
exe(OP_MAUH,         kr15,   r5,      EXP_B5410, r6,      EXP_B5410, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MAUH,         kr16,   r5,      EXP_B7632, r6,      EXP_B7632, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MAUH3,        kr11,   r3,      EXP_B5410, r4,      EXP_B5410, r11,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MAUH3,        kr12,   r3,      EXP_B7632, r4,      EXP_B7632, r12,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,         kr13,   r11,      EXP_H3210, 13,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MLUH,         kr14,   r12,      EXP_H3210, 13,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MAUH3,        kr15,   r7,      EXP_B5410, r8,      EXP_B5410, r15,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MAUH3,        kr16,   r7,      EXP_B7632, r8,      EXP_B7632, r16,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_NOP,          kr7,    r15,      EXP_H3210, OLL,      EXP_H3210, OP_OR, OLL,      OP_SRLM, 2LL);
exe(OP_MLUH,         kr17,   r15,      EXP_H3210, 15,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_NOP,          kr8,    r16,      EXP_H3210, OLL,      EXP_H3210, OP_OR, OLL,      OP_SRLM, 2LL);
exe(OP_MLUH,         kr18,   r16,      EXP_H3210, 15,    EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MSUH3,        kr10,   r20,      EXP_H3210, r7,      EXP_H3210, r17,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MSUH3,        kr11,   r21,      EXP_H3210, r8,      EXP_H3210, r18,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
exe(OP_MSUH,          kr20,   r10,      EXP_H3210, r13,    EXP_H3210, OLL,      EXP_H3210, OP_OR, OLL,      OP_SRLM, 7LL);
exe(OP_MSUH,          kr21,   r11,      EXP_H3210, r14,    EXP_H3210, OLL,      EXP_H3210, OP_OR, OLL,      OP_SRLM, 7LL);
exe(OP_MH2BW,       kr31,   r21,      EXP_H3210, r20,      EXP_H3210, OLL,      EXP_H3210, OP_NOP, OLL,      OP_NOP, OLL);
mop(OP_STWR, 3,     kr31,    rc0[CHIP], cof5, MSK_DO,      rc0[CHIP], AWD,      0, 0, (U11)NULL,      AWD);
```

メモリ参照/演算パターン: (b) 離散ランダム参照計算

```

//blur
exe(OP_ADD,      kr0fs, pc0[CHIP], EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1,  kr7,  pofs, -1276, MSK_DO, pp0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr1,  pofs, -1280, MSK_DO, pp0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr5,  pofs, -1284, MSK_DO, pp0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MMINS,   kr17, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1,  kr4,  pofs, 4, MSK_DO, pc0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr0,  pofs, 0, MSK_DO, pc0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MMID3,   kr11, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1,  kr3,  pofs, -4, MSK_DO, pc0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MMAX3,   kr15, r7, EXP_H3210, r1, EXP_H3210, r5, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMINS,   kr14, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1,  kr8,  pofs, 1284, MSK_DO, pn0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_MMID3,   kr2,  pofs, 1280, MSK_DO, pn0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MMID3,   kr10, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1,  kr6,  pofs, 1276, MSK_DO, pn0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MMAX3,   kr13, r4, EXP_H3210, r0, EXP_H3210, r3, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMINS,   kr18, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMID3,   kr12, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMAX3,   kr16, r8, EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

/*step-2*/
exe(OP_MMAX3,   kr2,  r11, EXP_H3210, r10, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMID3,   kr0,  r11, EXP_H3210, r10, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMINS,   kr1,  r11, EXP_H3210, r10, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMAX3,   kr8,  r17, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMID3,   kr4,  r17, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_MMINS,   kr3,  r15, EXP_H3210, r13, EXP_H3210, r16, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);
exe(OP_MMID3,   kr5,  r15, EXP_H3210, r13, EXP_H3210, r16, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);

/*step-3*/
exe(OP_MMINS,   kr14, r3, EXP_H3210, r0, EXP_H3210, r4, EXP_H3210, OP_NOP, OLL, OP NOP, OLL);
exe(OP_MMID3,   kr10, r3, EXP_H3210, r0, EXP_H3210, r4, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMAX3,   kr13, r3, EXP_H3210, r0, EXP_H3210, r4, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMIN,    kr18, r2, EXP_H3210, r8, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMMAX,   kr12, r2, EXP_H3210, r8, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMIN,    kr11, r5, EXP_H3210, r1, EXP_H3210, r11, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMMAX,   kr15, r5, EXP_H3210, r1, EXP_H3210, r11, EXP_H3210, OP NOP, OLL, OP NOP, OLL);

/*step-4*/
exe(OP_MMID3,   kr4,  r11, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMINS,   kr5,  r15, EXP_H3210, r13, EXP_H3210, r12, EXP_H3210, OP NOP, OLL, OP NOP, OLL);

/*step-5*/
exe(OP_MMAX3,   kr8,  r11, EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMID3,   kr3,  r15, EXP_H3210, r13, EXP_H3210, r12, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMIN,    kr14, r5, EXP_H3210, r4, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMMAX,   kr15, r5, EXP_H3210, r4, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMINS,   kr18, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMID3,   kr10, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMAX3,   kr13, r3, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);

/*step-6*/
exe(OP_MMAX,    kr8,  r14, EXP_H3210, r18, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMIN,    kr5,  r15, EXP_H3210, r13, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MMID3,   kr31, r5, EXP_H3210, r10, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
mop(OP_STWR, 3,  kr31, rc0[CHIP], cofs, MSK_DO, rc0[CHIP], AWD, 0, 0, (U11)NULL, AWD);

```

メモリ参照/演算パターン: (b) 離散ランダム参照計算

```

//edge
exe(OP_ADD,      kr0fs, pc0[CHIP], EXP_H3210, cofs, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
mop(OP_LDWR, 1,  kr5,  pofs, -1276, MSK_DO, (U11)pp0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr3,  pofs, -1280, MSK_DO, (U11)pp0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr1,  pofs, -1284, MSK_DO, (U11)pp0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_NOP,      &AR[3][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP NOP, OLL);
mop(OP_LDWR, 1,  kr8,  pofs, 4, MSK_DO, (U11)pc0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr7,  pofs, -4, MSK_DO, (U11)pc0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_NOP,      &AR[4][0], OLL, EXP_H3210, OLL, EXP_H3210, OLL, EXP_H3210, OP_OR, OLL, OP NOP, OLL);
mop(OP_LDWR, 1,  kr2,  pofs, 1284, MSK_DO, (U11)pr0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr4,  pofs, 1280, MSK_DO, (U11)pr0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1,  kr6,  pofs, 1276, MSK_DO, (U11)pr0[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MSSAD,   kr7,  OLL, EXP_H3210, r7, EXP_H3210, r8, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MSSAD,   kr1,  OLL, EXP_H3210, r1, EXP_H3210, r2, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MSSAD,   kr3,  OLL, EXP_H3210, r3, EXP_H3210, r4, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MSSAD,   kr5,  OLL, EXP_H3210, r5, EXP_H3210, r6, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MAUAH,   kr1,  r3, EXP_H3210, r1, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MAUAH,   kr5,  r7, EXP_H3210, r5, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
exe(OP_MAUH,    kr1,  r5, EXP_H3210, r1, EXP_H3210, OLL, EXP_H3210, OP_SUMHL, OLL, OP NOP, OLL);
exe(OP_MCAS,    kr31, r1, EXP_H3210, r1, EXP_H3210, OLL, EXP_H3210, OP NOP, OLL, OP NOP, OLL);
mop(OP_STBR, 3,  kr31, rc0[CHIP]++, 0, MSK_DO, (U11)rc0[CHIP], AWD/4, 0, 0, (U11)NULL, AWD/4);

```

メモリ参照/演算パターン: (b) 離散ランダム参照計算

```

//wdifline
exe(OP_ADD,      &rofs1,      lp[CHIP],   EXP_H3210, cofs, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
exe(OP_ADD,      &rofs2,      rp[CHIP],   EXP_H3210, cofs, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1, &r2,         rofs1, 0, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r3,         rofs1, 4, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r4,         rofs1, 8, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r5,         rofs1, 12, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r6,         rofs2, 0, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r7,         rofs2, 4, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r8,         rofs2, 8, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r9,         rofs2, 12, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MSAD,    &r22,        r2,       EXP_H3210, r6, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1, &r12,        rofs1, 16, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r13,        rofs1, 20, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
r3,             EXP_H3210, r7, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
mop(OP_LDWR, 1, &r14,        rofs1, 24, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r15,        rofs1, 28, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
r4,             EXP_H3210, r8, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
mop(OP_LDWR, 1, &r16,        rofs2, 16, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r17,        rofs2, 20, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
r5,             EXP_H3210, r9, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
mop(OP_LDWR, 1, &r18,        rofs2, 24, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r19,        rofs2, 28, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
exe(OP_MSSAD,   &r22,        r22,        EXP_H3210, r12, EXP_H3210, r16, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1, &r2,         rofs1, 32, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r3,         rofs1, 36, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
r23,            EXP_H3210, r13, EXP_H3210, r17, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
mop(OP_LDWR, 1, &r4,         rofs1, 40, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r5,         rofs1, 44, MSK_DO, lp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
r24,            EXP_H3210, r14, EXP_H3210, r18, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_LDWR, 1, &r6,         rofs2, 32, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r7,         rofs2, 36, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
r25,            EXP_H3210, r15, EXP_H3210, r19, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
mop(OP_LDWR, 1, &r8,         rofs2, 40, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
mop(OP_LDWR, 1, &r9,         rofs2, 44, MSK_DO, rp[CHIP], AWD, 0, 0, (U11)NULL, AWD);
r12,            EXP_H3210, r2, EXP_H3210, r6, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
r13,            EXP_H3210, r3, EXP_H3210, r7, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
r14,            EXP_H3210, r4, EXP_H3210, r8, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
r15,            EXP_H3210, r5, EXP_H3210, r9, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
r22,            EXP_H3210, r23, EXP_H3210, r24, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
r31,            EXP_H3210, r1, EXP_H3210, r25, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL;
mop(OP_LDWR, 1, &BR[8][0][1], dp0[CHIP], cofs, MSK_DO, (U11)dp0[CHIP], AWD, 0, 1, (U11)NULL, AWD);
exe(OP_ADD,      &BR[8][0],  BR[8][0][1], EXP_H3210, r1, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);
mop(OP_STWR, 3, &BR[8][0],  cofs, dp0[CHIP], MSK_DO, (U11)dp0[CHIP], AWD, 0, 1, (U11)NULL, AWD);

```

メモリ参照/演算パターン: (b) 離散ランダム参照計算, (c) 連続アドレス累算計算

```

//grapes
mop(OP_LDWR, 1, &BR[2][0][1], bofs, (0           -WDHT-AWD )*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#2 */
mop(OP_LDWR, 1, &BR[2][2][1], bofs, (0           -(WDHT+PAD*(MID-6)-WDHT-AWD )*4, MSK_DO, arwo00[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#2 */
exe(OP_FML, &r0, BR[2][0][1], EXP_H3210, BR[2][2][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][1], bofs, (0           -WDHT )*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][0], bofs, (0           -WDHT +1)*4, MSK_DO, browo00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#3 */
mop(OP_LDWR, 1, &BR[3][1][1], bofs, (0           -WDHT )*4, MSK_DO, browo01[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#3 */
mop(OP_LDWR, 1, &BR[3][2][1], bofs, (0           -(WDHT+PAD*(MID-5)-WDHT )*4, MSK_DO, arwo01[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#3 */
mop(OP_LDWR, 1, &BR[3][2][0], bofs, (0           -(WDHT+PAD*(MID-5)-WDHT +1)*4, MSK_DO, arwo01[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#3 */
mop(OP_LDWR, 1, &BR[3][3][1], bofs, (0           -(WDHT+PAD*(MID-4)-WDHT )*4, MSK_DO, arwo02[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#3 */
mop(OP_LDWR, 1, &BR[3][3][0], bofs, (0           -(WDHT+PAD*(MID-4)-WDHT +1)*4, MSK_DO, arwo02[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#3 */
exe(OP_FML, &r1, r0, EXP_H3210, BR[3][0][1], EXP_H3210, BR[3][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#4 */
exe(OP_FML, &r2, BR[3][0][0], EXP_H3210, BR[3][2][0], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#4 */
exe(OP_FML, &r3, BR[3][1][1], EXP_H3210, BR[3][3][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#4 */
mop(OP_LDWR, 1, &BR[4][0][1], bofs, (0           -WDHT+AWD )*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#4 */
mop(OP_LDWR, 1, &BR[4][2][1], bofs, (0           -(WDHT+AWD+PAD )*4, MSK_DO, arwo03[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#4 */
exe(OP_FMA, &r4, r1, EXP_H3210, BR[4][0][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#5 */
exe(OP_FAD, &r5, r2, EXP_H3210, r3, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#5 */
mop(OP_LDWR, 1, &BR[6][0][1], bofs, (0           -AWD-1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][0], bofs, (0           -AWD+1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#6 */
mop(OP_LDWR, 1, &BR[6][1][1], bofs, (0           -AWD )*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#6 */
mop(OP_LDWR, 1, &BR[6][2][1], bofs, (0           -AWD-1)*4, MSK_DO, arwo04[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#6 */
mop(OP_LDWR, 1, &BR[6][2][0], bofs, (0           -(WDHT+PAD*(MID-2)-AWD)+1)*4, MSK_DO, arwo04[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#6 */
mop(OP_LDWR, 1, &BR[6][3][1], bofs, (0           -(WDHT+PAD*(MID-2)-AWD )*4, MSK_DO, arwo05[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#6 */
mop(OP_LDWR, 1, &BR[6][3][0], bofs, (0           -(WDHT+PAD*(MID-1)-AWD )*4, MSK_DO, arwo05[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#6 */
exe(OP_FMA, &r4, r4, EXP_H3210, BR[6][0][1], EXP_H3210, BR[6][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#7 */
exe(OP_FMA, &r5, r5, EXP_H3210, BR[6][0][0], EXP_H3210, BR[6][2][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#7 */
exe(OP_FML, &r6, BR[6][1][1], EXP_H3210, BR[6][3][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][1], bofs, (0           -AWD+1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][0], bofs, (0           +1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#7 */
mop(OP_LDWR, 1, &BR[7][1][1], bofs, (0           -(WDHT+PAD*(MID )-1)*4, MSK_DO, arwo06[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#7 */
mop(OP_LDWR, 1, &BR[7][2][1], bofs, (0           +1)*4, MSK_DO, arwo06[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#7 */
exe(OP_FMA, &r3, r0, EXP_H3210, BR[7][0][1], EXP_H3210, BR[7][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FML, &r4, r1, EXP_H3210, BR[7][0][0], EXP_H3210, BR[7][2][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FAD, &r5, r2, EXP_H3210, BR[7][1][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
mop(OP_LDWR, 1, &BR[7][7][1], bofs, (0           -AWD+1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#7 */
mop(OP_LDWR, 1, &BR[7][7][0], bofs, (0           +1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#7 */
mop(OP_LDWR, 1, &BR[7][7][1], bofs, (0           -1)*4, MSK_DO, arwo06[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#7 */
mop(OP_LDWR, 1, &BR[7][7][0], bofs, (0           +1)*4, MSK_DO, arwo06[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#7 */
exe(OP_FMA, &r3, r0, EXP_H3210, BR[7][0][1], EXP_H3210, BR[7][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FML, &r4, r1, EXP_H3210, BR[7][0][0], EXP_H3210, BR[7][2][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FAD, &r5, r2, EXP_H3210, BR[7][1][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
mop(OP_LDWR, 1, &BR[8][0][1], bofs, (0           +AWD+1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#8 */
mop(OP_LDWR, 1, &BR[8][0][0], bofs, (0           +AWD+1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#8 */
mop(OP_LDWR, 1, &BR[8][1][1], bofs, (0           +AWD )*4, MSK_DO, arwo08[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#8 */
mop(OP_LDWR, 1, &BR[8][2][1], bofs, (0           +AWD+1)*4, MSK_DO, arwo08[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#8 */
mop(OP_LDWR, 1, &BR[8][2][0], bofs, (0           +AWD+1)*4, MSK_DO, arwo08[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#8 */
mop(OP_LDWR, 1, &BR[8][3][1], bofs, (0           +AWD+1)*4, MSK_DO, arwo07[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#8 */
exe(OP_FMA, &r4, r3, EXP_H3210, BR[8][0][1], EXP_H3210, BR[8][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#9 */
exe(OP_FML, &r5, r4, EXP_H3210, BR[8][0][0], EXP_H3210, BR[8][2][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#9 */
exe(OP_FAD, &r6, r5, EXP_H3210, BR[8][1][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#9 */
mop(OP_LDWR, 1, &BR[10][0][1], bofs, (0           +WDHT-AWD )*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#10 */
mop(OP_LDWR, 1, &BR[10][2][1], bofs, (0           -(WDHT+PAD*(MID+3)+WDHT-AWD )*4, MSK_DO, arwo09[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#10 */
exe(OP_FML, &r6, r6, EXP_H3210, BR[10][0][1], EXP_H3210, BR[10][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#11 */
mop(OP_LDWR, 1, &BR[11][0][1], bofs, (0           +WDHT -1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#11 */
mop(OP_LDWR, 1, &BR[11][1][1], bofs, (0           +WDHT +1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#11 */
mop(OP_LDWR, 1, &BR[11][2][1], bofs, (0           +WDHT+1)*4, MSK_DO, arwo06[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#11 */
mop(OP_LDWR, 1, &BR[11][2][0], bofs, (0           +WDHT+1)*4, MSK_DO, arwo06[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#11 */
mop(OP_LDWR, 1, &BR[11][3][1], bofs, (0           +WDHT+1)*4, MSK_DO, arwo06[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#11 */
exe(OP_FMA, &r5, r2, EXP_H3210, BR[11][0][1], EXP_H3210, BR[11][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#12 */
exe(OP_FML, &r6, r3, EXP_H3210, BR[11][0][0], EXP_H3210, BR[11][2][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#12 */
exe(OP_FAD, &r7, r4, EXP_H3210, BR[11][1][1], EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#12 */
mop(OP_LDWR, 1, &BR[12][0][1], bofs, (0           +WDHT+AWD )*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, (U11)NULL, AWD*(RMGRP+PAD*2));/* stage#12 */
mop(OP_LDWR, 1, &BR[12][2][1], bofs, (0           -(WDHT+PAD*(MID+6)+WDHT+AWD )*4, MSK_DO, arwo0c[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#12 */
exe(OP_FML, &r5, r2, EXP_H3210, BR[12][0][1], EXP_H3210, BR[12][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#13 */
exe(OP_FAD, &r6, r3, EXP_H3210, r4, EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#13 */
mop(OP_STWR, 3, &r7, cofs, (0           *4, MSK_DO, crow0[CHIP], AWD+RMGRP, 0, 0, (U11)NULL, AWD+RMGRP);/* stage#14 */

```

メモリ参照/演算パターン: (b) 離散ランダム参照計算, (c) 連続アドレス累算計算

```
//jacobi
mop(OP_LDWR, 1, &BR[2][0][1], bofs, (0
    -WDHT      )*4, MSK_DO, brow00[CHIP], AWD*RMGRP, 0, 0, browp0[CHIP], AWD*RMGRP);/* stage#2 */
mop(OP_LDWR, 1, &BR[2][2][1], bofs, (0
    +WDHT      )*4, MSK_DO, brow01[CHIP], AWD*RMGRP, 0, 0, browp1[CHIP], AWD*RMGRP);/* stage#2 */
exe(OP_FAD, kr0, BR[2][0][1], EXP_H3210, BR[2][2][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][1], bofs, (0
    -AWD      )*4, MSK_DO, brow02[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp2[CHIP], AWD*(RMGRP+PAD*2)); /* stage#3 */
exe(OP_FAD, kr1, r0,
    EXP_H3210, BR[3][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#3 */
mop(OP_LDWR, 1, &BR[4][1][1], bofs, (0
    -1)*4, MSK_DO, brow02[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp2[CHIP], AWD*(RMGRP+PAD*2)); /* stage#4 */
mop(OP_LDWR, 1, &BR[4][1][1], bofs, (0
    )*4, MSK_DO, brow02[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp2[CHIP], AWD*(RMGRP+PAD*2)); /* stage#4 */
mop(OP_LDWR, 1, &BR[4][2][1], bofs, (0
    +1)*4, MSK_DO, brow02[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp2[CHIP], AWD*(RMGRP+PAD*2)); /* stage#4 */
exe(OP_FAD, kr2, r1,
    EXP_H3210, BR[4][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#5 */
exe(OP_FAD, kr3, II,
    EXP_H3210, BR[4][1][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#5 */
mop(OP_LDWR, 1, &BR[5][0][1], bofs, (0
    +AWD      )*4, MSK_DO, brow02[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp2[CHIP], AWD*(RMGRP+PAD*2)); /* stage#5 */
exe(OP_FAD, BR[5][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#6 */
exe(OP_FAD, kr4, r2,
    EXP_H3210, BR[4][2][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#7 */
exe(OP_FAD, kr5, r4,
    EXP_H3210, BR[4][2][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FMA, kr6, r3,
    EXP_H3210, r5,
    EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
mop(OP_STWR, 3, kr6,
    cofs, (0
        )*4, MSK_DO, crow0[CHIP], AWD*RMGRP, 0, 0, crowp[CHIP], AWD*RMGRP); /* stage#8 */

メモリ参照/演算パターン：(b) 離散ランダム参照計算
```

```
//fd6
mop(OP_LDWR, 1, &BR[2][0][1], bofs, (0
    -WDHT*3 )*4, MSK_DO, brow00[CHIP], AWD*RMGRP, 0, 0, browp0[CHIP], AWD*RMGRP);/* stage#2 */
mop(OP_LDWR, 1, &BR[2][2][1], bofs, (0
    +WDHT*3 )*4, MSK_DO, brow05[CHIP], AWD*RMGRP, 0, 0, browp5[CHIP], AWD*RMGRP);/* stage#2 */
exe(OP_FAD, kr3, BR[2][0][1], EXP_H3210, BR[2][2][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][1], bofs, (0
    -WDHT*2 )*4, MSK_DO, brow01[CHIP], AWD*RMGRP, 0, 0, browp1[CHIP], AWD*RMGRP);/* stage#3 */
mop(OP_LDWR, 1, &BR[3][2][1], bofs, (0
    +WDHT*2 )*4, MSK_DO, brow04[CHIP], AWD*RMGRP, 0, 0, browp4[CHIP], AWD*RMGRP);/* stage#3 */
exe(OP_FAD, kr2, BR[3][0][1], EXP_H3210, BR[3][2][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#4 */
mop(OP_LDWR, 1, &BR[4][1][1], bofs, (0
    -WDHT*1 )*4, MSK_DO, brow02[CHIP], AWD*RMGRP, 0, 0, browp2[CHIP], AWD*RMGRP);/* stage#4 */
mop(OP_LDWR, 1, &BR[4][2][1], bofs, (0
    +WDHT*1 )*4, MSK_DO, brow03[CHIP], AWD*RMGRP, 0, 0, browp3[CHIP], AWD*RMGRP);/* stage#4 */
exe(OP_FAD, BR[4][0][1], EXP_H3210, BR[4][2][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#5 */
mop(OP_LDWR, 1, &BR[5][0][1], bofs, (0
    -AWD*3)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#5 */
mop(OP_LDWR, 1, &BR[5][0][1], bofs, (0
    +AWD*3)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#5 */
mop(OP_LDWR, 1, &BR[5][1][1], bofs, (0
    -3)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#5 */
mop(OP_LDWR, 1, &BR[5][1][1], bofs, (0
    +3)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#5 */
exe(OP_FAD, kr13, BR[5][0][1], EXP_H3210, BR[5][1][0], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#6 */
exe(OP_FAD, kr23, BR[5][1][0], EXP_H3210, BR[5][1][0], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][1], bofs, (0
    +AWD*2)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][1], bofs, (0
    -AWD*2)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][1][1], bofs, (0
    -2)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][1][1], bofs, (0
    +2)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#6 */
exe(OP_FAD, kr12, BR[6][0][1], EXP_H3210, BR[6][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#7 */
exe(OP_FAD, kr22, BR[6][0][1], EXP_H3210, BR[6][1][0], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#7 */
exe(OP_FAD, kr23, r13,
    EXP_H3210, r23,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][1], bofs, (0
    +AWD*1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][1], bofs, (0
    -AWD*1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#7 */
mop(OP_LDWR, 1, &BR[7][1][1], bofs, (0
    -1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#7 */
mop(OP_LDWR, 1, &BR[7][1][1], bofs, (0
    +1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#7 */
exe(OP_FAD, kr11, BR[7][0][1], EXP_H3210, BR[7][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FAD, kr21, BR[7][1][0], EXP_H3210, BR[7][1][0], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FAD, kr22, r12,
    EXP_H3210, r22,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
exe(OP_FAD, kr3, r23,
    EXP_H3210, r3,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#8 */
mop(OP_LDWR, 1, &BR[8][0][1], bofs, (0
    )*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2)); /* stage#8 */
exe(OP_FAD, kr21, r11,
    EXP_H3210, r21,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#9 */
exe(OP_FML, kr21, r11,
    EXP_H3210, r21,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#9 */
exe(OP_FAD, kr22, r22,
    EXP_H3210, r2,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#9 */
exe(OP_FAD, kr2, r22,
    EXP_H3210, r2,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#10 */
exe(OP_FMA, kr13, r10,
    EXP_H3210, r3,
    EXP_H3210, I4,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#10 */
exe(OP_FAD, kr1, r21,
    EXP_H3210, r1,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#11 */
exe(OP_FMA, kr12, r13,
    EXP_H3210, r2,
    EXP_H3210, I3,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#11 */
exe(OP_FMA, kr11, r12,
    EXP_H3210, r1,
    EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);/* stage#12 */
mop(OP_STWR, 3, kr11,
    cofs, (0
        )*4, MSK_DO, crow0[CHIP], AWD*RMGRP, 0, 0, crowp[CHIP], AWD*RMGRP); /* stage#12 */

メモリ参照/演算パターン：(b) 離散ランダム参照計算
```

```

//resid
mop(OP_LDWR, 1, &BR[2][0][1], bofs, (0
    -WDHT-AWD-1)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#2 */
mop(OP_LDWR, 1, &BR[2][0][0], bofs, (0
    -WDHT-AWD)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#2 */
mop(OP_LDWR, 1, &BR[2][1][1], bofs, (0
    -WDHT-AWD+1)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#2 */
exe(OP_FML, kr0, BR[2][0][1], EXP_H3210, I3,
    EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exe(OP_FML, kr1, BR[2][1][1], EXP_H3210, I2,
    EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
exe(OP_FML, kr2, BR[2][1][1], EXP_H3210, I3,
    EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][1], bofs, (0
    -WDHT -1)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][0], bofs, (0
    -WDHT)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#3 */
mop(OP_LDWR, 1, &BR[3][1][1], bofs, (0
    -WDHT +1)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#3 */
exe(OP_FML, kr3, r0,
    EXP_H3210, BR[3][0][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
exe(OP_FML, kr4, r1,
    EXP_H3210, BR[3][0][0], EXP_H3210, I1,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
exe(OP_FML, kr5, r2,
    EXP_H3210, BR[3][1][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#4 */
mop(OP_LDWR, 1, &BR[4][0][1], bofs, (0
    -WDHT+AWD-1)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#4 */
mop(OP_LDWR, 1, &BR[4][0][0], bofs, (0
    -WDHT+AWD)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#4 */
mop(OP_LDWR, 1, &BR[4][1][1], bofs, (0
    -WDHT+AWD+1)*4, MSK_DO, brow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp0[CHIP], AWD*(RMGRP+PAD*2));/* stage#4 */
exe(OP_FML, kr6, r3,
    EXP_H3210, BR[4][0][1], EXP_H3210, I3,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
exe(OP_FML, kr7, r4,
    EXP_H3210, BR[4][0][0], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
exe(OP_FML, kr8, r5,
    EXP_H3210, BR[4][1][1], EXP_H3210, I3,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */

mop(OP_LDWR, 1, &BR[5][0][1], bofs, (0
    -AWD-1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#5 */
mop(OP_LDWR, 1, &BR[5][0][0], bofs, (0
    -AWD)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#5 */
mop(OP_LDWR, 1, &BR[5][1][1], bofs, (0
    -AWD+1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#5 */
exe(OP_FML, kr0, r6,
    EXP_H3210, BR[5][0][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
exe(OP_FML, kr1, r7,
    EXP_H3210, BR[5][0][0], EXP_H3210, I1,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
exe(OP_FML, kr2, r8,
    EXP_H3210, BR[5][1][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][1], bofs, (0
    -1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][0], bofs, (0
    -1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#6 */
mop(OP_LDWR, 1, &BR[6][1][1], bofs, (0
    -1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#6 */
exe(OP_FML, kr3, r0,
    EXP_H3210, BR[6][0][1], EXP_H3210, I1,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exe(OP_FML, kr4, r1,
    EXP_H3210, BR[6][0][0], EXP_H3210, I0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exe(OP_FML, kr5, r2,
    EXP_H3210, BR[6][1][1], EXP_H3210, I1,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][1], bofs, (0
    +AWD-1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#7 */
mop(OP_LDWR, 1, &BR[7][0][0], bofs, (0
    +AWD)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#7 */
mop(OP_LDWR, 1, &BR[7][1][1], bofs, (0
    +AWD+1)*4, MSK_DO, brow03[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp3[CHIP], AWD*(RMGRP+PAD*2));/* stage#7 */
exe(OP_FML, kr6, r3,
    EXP_H3210, BR[7][0][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
exe(OP_FML, kr7, r4,
    EXP_H3210, BR[7][0][0], EXP_H3210, I1,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
exe(OP_FML, kr8, r5,
    EXP_H3210, BR[7][1][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */

mop(OP_LDWR, 1, &BR[8][0][1], bofs, (0
    +WDHT-AWD-1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#8 */
mop(OP_LDWR, 1, &BR[8][0][0], bofs, (0
    +WDHT-AWD)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#8 */
mop(OP_LDWR, 1, &BR[8][1][1], bofs, (0
    +WDHT-AWD+1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#8 */
exe(OP_FML, kr0, r6,
    EXP_H3210, BR[8][0][1], EXP_H3210, I3,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exe(OP_FML, kr1, r7,
    EXP_H3210, BR[8][0][0], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exe(OP_FML, kr2, r8,
    EXP_H3210, BR[8][1][1], EXP_H3210, I3,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
mop(OP_LDWR, 1, &BR[9][0][1], bofs, (0
    +WDHT -1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#9 */
mop(OP_LDWR, 1, &BR[9][0][0], bofs, (0
    +WDHT)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#9 */
mop(OP_LDWR, 1, &BR[9][1][1], bofs, (0
    +WDHT+1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#9 */
exe(OP_FML, kr3, r0,
    EXP_H3210, BR[9][0][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exe(OP_FML, kr4, r1,
    EXP_H3210, BR[9][0][0], EXP_H3210, I1,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exe(OP_FML, kr5, r2,
    EXP_H3210, BR[9][1][1], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
mop(OP_LDWR, 1, &BR[10][0][1], bofs, (0
    +WDHT+AHD-1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#10 */
mop(OP_LDWR, 1, &BR[10][0][0], bofs, (0
    +WDHT+AHD)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#10 */
mop(OP_LDWR, 1, &BR[10][1][1], bofs, (0
    +WDHT+AHD+1)*4, MSK_DO, brow06[CHIP], AWD*(RMGRP+PAD*2), 0, 0, browp6[CHIP], AWD*(RMGRP+PAD*2));/* stage#10 */
exe(OP_FML, kr6, r3,
    EXP_H3210, BR[10][0][1], EXP_H3210, I3,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
exe(OP_FML, kr7, r4,
    EXP_H3210, BR[10][0][0], EXP_H3210, I2,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
exe(OP_FML, kr8, r5,
    EXP_H3210, BR[10][1][1], EXP_H3210, I3,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
mop(OP_LDWR, 1, &BR[11][0][1], bofs, (0
    -1)*4, MSK_DO, brow0[CHIP], AWD*RMGRP, 0, 0, browp[CHIP], AWD*RMGRP);/* stage#11 */
exe(OP_FAD, kr1, r6,
    EXP_H3210, BR[11][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#12 */
exe(OP_FAD, kr2, r7,
    EXP_H3210, r8,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#12 */
exe(OP_FAD, kr0, r1,
    EXP_H3210, r2,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13 */
mop(OP_STWR, 3, kr6,
    bofs, (0
        )*4, MSK_DO, brow0[CHIP], AWD*RMGRP, 0, 0, browp[CHIP], AWD*RMGRP);/* stage#13 */

```

メモ参照/演算バターン：(b) 離散ランダム参照計算

```

//wave2d
mop(OP_LDWR, 1, &BR[2][0][1], z0ofs, (0
    )*4, MSK_DO, z0row0[CHIP], AWD*RMGRP, 0, 0, z0rowp[CHIP], AWD*RMGRP); /* stage#2 */
exe(OP_FML, kr0, BR[2][0][1], EXP_H3210, I2,
    EXP_H3210, 0, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#3 */
mop(OP_LDWR, 1, &BR[3][0][1], z1ofs, (0
    -AWD)*4, MSK_DO, zirow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, zirowp0[CHIP], AWD*(RMGRP+PAD*2)); /* stage#3 */
mop(OP_LDWR, 1, &BR[4][0][1], z1ofs, (0
    -1)*4, MSK_DO, zirow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, zirowp0[CHIP], AWD*(RMGRP+PAD*2)); /* stage#4 */
mop(OP_LDWR, 1, &BR[4][0][0], z1ofs, (0
    )*4, MSK_DO, zirow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, zirowp0[CHIP], AWD*(RMGRP+PAD*2)); /* stage#4 */
mop(OP_LDWR, 1, &BR[4][1][1], z1ofs, (0
    )+1)*4, MSK_DO, zirow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, zirowp0[CHIP], AWD*(RMGRP+PAD*2)); /* stage#4 */
exe(OP_FAD, kr1, BR[3][0][1], EXP_H3210,
    BR[4][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
mop(OP_LDWR, 1, &BR[5][0][1], z1ofs, (0
    +AWD)*4, MSK_DO, zirow00[CHIP], AWD*(RMGRP+PAD*2), 0, 0, zirowp0[CHIP], AWD*(RMGRP+PAD*2)); /* stage#5 */
exe(OP_FML, kr2, r1,
    EXP_H3210, BR[5][0][1], EXP_H3210, 14,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
mop(OP_FAD, kr3, BR[4][1][1], EXP_H3210,
    BR[5][0][1], EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
mop(OP_FAD, kr4, r2,
    EXP_H3210, r3,
    EXP_H3210, 0,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exe(OP_FML, kr5, r0,
    EXP_H3210, r4,
    EXP_H3210, 13,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
mop(OP_FML, kr6, r5,
    EXP_H3210, BR[4][0][0], EXP_H3210, I1,
    EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
mop(OP_STWR, 3, kr6,
    z2ofs, (0
        )*4, MSK_DO, z2row0[CHIP], AWD*RMGRP, 0, 0, z2rowp[CHIP], AWD*RMGRP); /* stage#9 */

```

メモ参照/演算バターン：(b) 離散ランダム参照計算

```

#define cnn_core1(r, i, ofs, k, rp1) \
mop(OP_LDWR, 1, &BR[r][0][1], (U11)kp0[i][CHIP], ofs, MSK_DO, (U11)ker, IC*OC*K*k, 0, 0, (U11)NULL, IC*OC*K*k); \
mop(OP_LDWR, 1, &BR[r][0][0], (U11)kp1[i][CHIP], ofs, MSK_DO, (U11)ker, IC*OC*K*k, 0, 0, (U11)NULL, IC*OC*K*k); \
mop(OP_LDWR, 1, &BR[r][1][1], (U11)kp2[i][CHIP], ofs, MSK_DO, (U11)ker, IC*OC*K*k, 0, 0, (U11)NULL, IC*OC*K*k); \
mop(OP_LDWR, 1, &BR[r][1][0], (U11)kp3[i][CHIP], ofs, MSK_DO, (U11)ker, IC*OC*K*k, 0, 0, (U11)NULL, IC*OC*K*k); \
mop(OP_LDR, 1, &BR[r][2][1], (U11)ip1[i][k], ofs, MSK_WO, (U11)it1[], M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); \
mop(OP_LDR, 1, &BR[r][2][0], (U11)ip1[i][k], ofs, MSK_WO, (U11)it1[], M*(RMGRP+2), 0, 0, (U11)NULL, M*(RMGRP+2)); \
exe(OP_FMA, AR[rp1][0], AR[r][0], EXP_H3210, BR[r][2][0], EXP_H3210, BR[r][0][1], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][1], AR[r][1], EXP_H3210, BR[r][2][0], EXP_H3210, BR[r][0][0], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][2], AR[r][2], EXP_H3210, BR[r][2][0], EXP_H3210, BR[r][1][1], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][3], AR[r][3], EXP_H3210, BR[r][2][0], EXP_H3210, BR[r][1][0], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
#define cnn_final(r, rp1) \
mop(OP_LDR, 1, &BR[rp1][0][1], (U11)op0[CHIP], ofs, MSK_WO, (U11)ot0[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_LDR, 1, &BR[rp1][1][1], (U11)op1[CHIP], ofs, MSK_WO, (U11)ot1[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_LDR, 1, &BR[rp1][2][1], (U11)op2[CHIP], ofs, MSK_WO, (U11)ot2[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_LDR, 1, &BR[rp1][3][1], (U11)op3[CHIP], ofs, MSK_WO, (U11)ot3[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
exe(OP_FAD, &AR[rp1][0], AR[r][0], EXP_H3210, BR[rp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][1], AR[r][1], EXP_H3210, BR[rp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][2], AR[r][2], EXP_H3210, BR[rp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][3], AR[r][3], EXP_H3210, BR[rp1][2][0], EXP_H3210, BR[rp1][1][0], EXP_H1010, OP_NOP, OLL, OP_NOP, OLL); \
mop(OP_STR, 3, &AR[rp1][0], ofs, (U11)op0[CHIP], MSK_DO, (U11)ot0[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_STR, 3, &AR[rp1][1], ofs, (U11)op1[CHIP], MSK_DO, (U11)ot1[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_STR, 3, &AR[rp1][2], ofs, (U11)op2[CHIP], MSK_DO, (U11)ot2[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP); \
mop(OP_STR, 3, &AR[rp1][3], ofs, (U11)op3[CHIP], MSK_DO, (U11)ot3[CHIP], M*RMGRP, 0, 1, (U11)NULL, M*RMGRP);

```

メモ参照/演算バターン：(b) 離散ランダム参照計算, (c) 連続アドレス累算計算

```
#define mm_core1(r, rm1, rp1) \
    mop(OP_LDR, 3, &BR[r][0][1], (U11)b0[rm1], (U11)c0[rm1], M2, 0, 0, (U11)NULL, M2); \
    mop(OP_LDR, 3, &BR[r][0][0], (U11)b1[rm1], (U11)c0[rm1], M2, 0, 0, (U11)NULL, M2); \
    mop(OP_LDR, 3, &BR[r][1][1], (U11)b2[rm1], (U11)c0[rm1], M2, 0, 0, (U11)NULL, M2); \
    mop(OP_LDR, 3, &BR[r][1][0], (U11)b3[rm1], (U11)c0[rm1], M2, 0, 0, (U11)NULL, M2); \
    mop(OP_LDWR, 1, &BR[r][2][1], (U11)a1[rm1][CHIP], (U11)a0[rm1][CHIP], L*RMGRP, 0, 0, (U11)NULL, L*RMGRP); \
exe(OP_FMA, &AR[rp1][0], AR[r][0], EXP_H3210, BR[r][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][1], AR[r][1], EXP_H3210, BR[r][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][2], AR[r][2], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][1][1], EXP_H3210, OP_NOP, OLI, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][3], AR[r][3], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL)

#define mm_final(r, rp1) \
    mop(OP_LDR, 3, &BR[rp1][0][1], (U11)c0[CHIP], (U11)oofs, MSK_WO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP); \
    mop(OP_LDR, 3, &BR[rp1][1][1], (U11)c01[CHIP], (U11)oofs, MSK_WO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP); \
    mop(OP_LDR, 3, &BR[rp1][2][1], (U11)c02[CHIP], (U11)oofs, MSK_WO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP); \
    mop(OP_LDR, 3, &BR[rp1][3][1], (U11)c03[CHIP], (U11)oofs, MSK_WO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP); \
    exe(OP_FAD, &AR[rp1][0], AR[r][0], EXP_H3210, BR[rp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
    exe(OP_FAD, &AR[rp1][1], AR[r][1], EXP_H3210, BR[rp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
    exe(OP_FAD, &AR[rp1][2], AR[r][2], EXP_H3210, BR[rp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
    exe(OP_FAD, &AR[rp1][3], AR[r][3], EXP_H3210, AR[r][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
    mop(OP_STR, 3, &AR[rp1][0], (U11)oofs, (U11)c00[CHIP], MSK_DO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP); \
    mop(OP_STR, 3, &AR[rp1][1], (U11)oofs, (U11)c01[CHIP], MSK_DO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP); \
    mop(OP_STR, 3, &AR[rp1][2], (U11)oofs, (U11)c02[CHIP], MSK_DO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP); \
    mop(OP_STR, 3, &AR[rp1][3], (U11)oofs, (U11)c03[CHIP], MSK_DO, (U11)c0[CHIP], M2*RMGRP, 0, 1, (U11)NULL, M2*RMGRP)
```

メモリ参照/演算パターン: (b) 離散ランダム参照計算, (c) 連続アドレス累算計算

```
//inv_x1
exe(OP_CMP_LT, &cco, 100[CHIP], EXP_H3210, M, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 LD */
mop(OP_LDWR, 1, &BR[2][2][1], top, cof, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[i]*M+k】 stage#2 | */
mop(OP_LDWR, 1, &BR[2][0][1], d00[CHIP], cof, MSK_WO, d00w[CHIP], len, 0, 1, NULL, len); /* A[p[i]+h*NCIP+CHIP]*M+k】 stage#2 +-> | */
mop(OP_LDWR, 1, &BR[2][1][1], d00[CHIP], cof, MSK_WO, d00w[CHIP], len, 2, 0, 1, NULL, len); /* A[p[i]+h*NCIP+CHIP]*M+k】 stage#2 +-> | */
exe(OP_FMMS, &AR[2][0], BR[2][0][1], EXP_H3210, BR[2][1][1], EXP_H3210, BR[2][2][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 | ■■■ | 1.0 */
cex(OP_CEXE, &exo, 0, 0, 0, cco, 0xaaaa);
mop(OP_STWR, exo, &AR[2][0], oofs, d00[CHIP], MSK_DO, d00w[CHIP], len, 2, 0, 1, NULL, len); /* stage#2 | AR[1] | */
/* stage#2 | + ST v */

メモリ参照/演算パターン: (c) 連続アドレス累算計算
```

```
//inv_x2
mop(OP_LDWR, 1, &Ajk, top, cof, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[j]*M+k】 */// stage#1.0 */
mop(OP_LDWR, 1, &BR[1][3][1], t000[CHIP], cof, MSK_WO, t000w[CHIP], len, 0, 1, NULL, len); /* b[(i+CHIP*w*h+w+0)*M+k】 */// stage#1.3 +->xxx LD */
mop(OP_LDWR, 1, &b000, d000[CHIP], 0, MSK_WO, d000w[CHIP], len, 0, 1, NULL, len); /* b[(i+CHIP*w*h+w+0)*M+j】 */// stage#2.0 | ■■■ | */
exe(OP_FMMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[1][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2.0 +- xxx+ST v */
mop(OP_STWR, 1, &b000, 0, d000[CHIP], MSK_DO, d000w[CHIP], 1, 0, 1, NULL, 1); /* stage#2.0 +-----xxx */

メモリ参照/演算パターン: (d) 固定アドレス累算計算
```

```
//inv_x3
mop(OP_LDWR, 1, &Ajk, top, cof, MSK_WO, topw, len, 0, 0, NULL, len); /* A[p[j]*M+k】 */// stage#1.0
mop(OP_LDWR, 1, &BR[1][3][1], t000[CHIP], cof, MSK_WO, t000w[CHIP], len, 0, 1, NULL, len); /* b[(i+CHIP*w*h+w+0)*M+k】 */// stage#1.3 +->xxx LD */
mop(OP_LDWR, 1, &b000, d000[CHIP], 0, MSK_WO, d000w[CHIP], 1, 0, 1, NULL, 1); /* b[(i+CHIP*w*h+w+0)*M+j】 */// stage#2.0 | ■■■ | */
exe(OP_FMMS, &b000, b000, EXP_H3210, Ajk, EXP_H3210, BR[1][3][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2.0 +- xxx+ST v */
mop(OP_STWR, 1, &b000, 0, d000[CHIP], MSK_DO, d000w[CHIP], 1, 0, 1, NULL, 1); /* stage#2.0 +-----xxx */

メモリ参照/演算パターン: (d) 固定アドレス累算計算
```

```
//gather
mop(OP_LDWR, 1, &BR[4][0][1], r0, (U11)y_m_xm, MSK_DO, (U11)acci_ym0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
mop(OP_LDWR, 1, &BR[4][1][1], r0, (U11)y_m_zx, MSK_DO, (U11)acci_ym0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
mop(OP_LDWR, 1, &BR[4][2][1], r0, (U11)y_m_xy, MSK_DO, (U11)acci_ym0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#4 */
exe(OP_MLUH, kr10, BR[4][0][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
exe(OP_MLUH, kr11, BR[4][1][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
exe(OP_MLUH, kr12, BR[4][2][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#5 */
exe(OP_MLUH, kr13, BR[4][0][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
exe(OP_MLUH, kr14, BR[4][1][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
exe(OP_MLUH, kr15, BR[4][2][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
exe(OP_MAUH3, kr20, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][0][1], r0, (U11)y_z_xm, MSK_DO, (U11)acci_yz0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][1][1], r0, (U11)y_z_xz, MSK_DO, (U11)acci_yz0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#6 */
mop(OP_LDWR, 1, &BR[6][2][1], r0, (U11)y_z_xy, MSK_DO, (U11)acci_yz0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#6 */
exe(OP_MAUH3, kr21, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exe(OP_MLUH, kr10, BR[6][0][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exe(OP_MLUH, kr11, BR[6][1][1], EXP_B5410, 64LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exe(OP_MLUH, kr12, BR[6][2][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#7 */
exe(OP_MLUH, kr13, BR[6][0][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
exe(OP_MLUH, kr14, BR[6][1][1], EXP_B7632, 64LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
exe(OP_MLUH, kr15, BR[6][2][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
exe(OP_MAUH3, kr22, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#8 */
mop(OP_LDWR, 1, &BR[8][0][1], r0, (U11)y_p_xm, MSK_DO, (U11)acci_yp0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#8 */
mop(OP_LDWR, 1, &BR[8][1][1], r0, (U11)y_p_xz, MSK_DO, (U11)acci_yp0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#8 */
mop(OP_LDWR, 1, &BR[8][2][1], r0, (U11)y_p_xy, MSK_DO, (U11)acci_yp0[CHIP], IM, 0, 0, (U11)NULL, IM); /* stage#8 */
exe(OP_MAUH3, kr23, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exe(OP_MLUH, kr10, BR[8][0][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exe(OP_MLUH, kr11, BR[8][1][1], EXP_B5410, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exe(OP_MLUH, kr12, BR[8][2][1], EXP_B5410, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#9 */
exe(OP_MLUH, kr13, BR[8][0][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exe(OP_MLUH, kr14, BR[8][1][1], EXP_B7632, 32LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exe(OP_MLUH, kr15, BR[8][2][1], EXP_B7632, 16LL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exe(OP_MAUH3, kr24, r10, EXP_H3210, r11, EXP_H3210, r12, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#10 */
exe(OP_MAUH3, kr25, r13, EXP_H3210, r14, EXP_H3210, r15, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#11 */
exe(OP_MAUH3, kr30, r20, EXP_H3210, r22, EXP_H3210, r24, EXP_H3210, OP_AND, -1LL, OP_SRLM, 8LL); /* stage#12 */
exe(OP_MAUH3, kr31, r21, EXP_H3210, r23, EXP_H3210, r25, EXP_H3210, OP_AND, -1LL, OP_SRLM, 8LL); /* stage#12 */
exe(OP_MH2BW, kr29, r31, EXP_H3210, r30, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#13 */
mop(OP_STWR, 3, &r29, (U11)(acco0[CHIP]++), OLL, MSK_DO, (U11)acco_base0[CHIP], CRANGE, 0, 0, (U11)NULL, CRANGE); /* stage#13 */

メモリ参照/演算パターン: (b) 離散ランダム参照計算
```

メモリ参照/演算パターン: (b) 縮散ランダム参照計算

```
#define cnn5x5_core1(b, o, bp1, n) \
    mop(OP_LDWR, 1, &BR[b][0][1], (U11)kp0[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][0][0], (U11)kp1[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][1][1], (U11)kp2[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][1][0], (U11)kp3[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][0][0], (U11)ip0[CHIP], iofs, MSK_W1, (U11)it0[CHIP], Mlen, 0, 0, (U11)NULL, Mlen);\ \
    exe(OP_FMA, &BR[b][0][1], AR[b][0], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FMA, &BR[b][1][1], AR[b][1], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FMA, &BR[b][1][2], AR[b][2], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FMA, &BR[b][1][3], AR[b][3], EXP_H3210, BR[b][1][1], EXP_H3210, BR[b][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);

#define cnn5x5_final(b, bp1) \
    mop(OP_LDWR, 1, &BR[b][0][1], (U11)op0[CHIP], oofs, MSK_W0, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_LDWR, 1, &BR[b][0][1][1], (U11)op1[CHIP], oofs, MSK_W0, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_LDWR, 1, &BR[b][1][2], (U11)op2[CHIP], oofs, MSK_W0, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_LDWR, 1, &BR[b][1][3], (U11)op3[CHIP], oofs, MSK_W0, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    exe(OP_FAD, &BR[b][0][0], AR[b][0], EXP_H3210, BR[b][1][0], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FAD, &BR[b][1][1], AR[b][1], EXP_H3210, BR[b][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FAD, &BR[b][1][2], AR[b][2], EXP_H3210, BR[b][1][2], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FAD, &BR[b][1][3], AR[b][3], EXP_H3210, BR[b][1][3], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    mop(OP_STWR, 1, &AR[b][0][0], oofs, (U11)op0[CHIP], MSK_DO, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_STWR, 1, &AR[b][1][0], oofs, (U11)op1[CHIP], MSK_DO, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_STWR, 1, &AR[b][1][2], oofs, (U11)op2[CHIP], MSK_DO, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_STWR, 1, &AR[b][1][3], oofs, (U11)op3[CHIP], MSK_DO, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen)
```

メモリ参照/演算パターン: (b) 縮散ランダム参照計算, (c) 連続アドレス累算計算

```
#define cnn3x3_core1(b, bp1, n) \
    {op(OP_LDWR, 1, &BR[b][0][1], (U11)kp00[CHIP], o, MSK_D0, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
     mop(OP_LDWR, 1, &BR[b][0][0], (U11)kp01[CHIP], o, MSK_D0, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
     mop(OP_LDWR, 1, &BR[b][1][1], (U11)kp02[CHIP], o, MSK_D0, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
     mop(OP_LDWR, 1, &BR[b][1][0], (U11)kp03[CHIP], o, MSK_D0, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
     mop(OP_LDWR, 1, &BR[b][2][1], (U11)ip00[CHIP], iofs, MSK_W1, (U11)it01[CHIP], Mlen, 0, 0, (U11)NULL, Mlen);\ \
     exe(OP_FMA, &AR[bp1][0], AR[b][0], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
     exe(OP_FMA, &AR[bp1][1], AR[b][1], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
     exe(OP_FMA, &AR[bp1][2], AR[b][2], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
     exe(OP_FMA, &AR[bp1][3], AR[b][3], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL)\

#define cnn3x3_final(b, bp1) \
    {op(OP_LDWR, 1, &BR[bp1][0][1], (U11)op0[CHIP], oofs, MSK_W0, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
     mop(OP_LDWR, 1, &BR[bp1][1][1], (U11)op1[CHIP], oofs, MSK_W0, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
     mop(OP_LDWR, 1, &BR[bp1][2][1], (U11)op2[CHIP], oofs, MSK_W0, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
     mop(OP_LDWR, 1, &BR[bp1][3][1], (U11)op3[CHIP], oofs, MSK_W0, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
     exe(OP_FAD, &AR[bp1][0], AR[b][0], EXP_H3210, BR[bp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
     exe(OP_FAD, &AR[bp1][1], AR[b][1], EXP_H3210, BR[bp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
     exe(OP_FAD, &AR[bp1][2], AR[b][2], EXP_H3210, BR[bp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
     exe(OP_FAD, &AR[bp1][3], AR[b][3], EXP_H3210, BR[bp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
     mop(OP_STWR, 1, &AR[bp1][0], oofs, (U11)op0[CHIP], MSK_D0, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
     mop(OP_STWR, 1, &AR[bp1][1], oofs, (U11)op1[CHIP], MSK_D0, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
     mop(OP_STWR, 1, &AR[bp1][2], oofs, (U11)op2[CHIP], MSK_D0, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
     mop(OP_STWR, 1, &AR[bp1][3], oofs, (U11)op3[CHIP], MSK_D0, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen)
```

メモリ参照/演算パターン: (b) 縮散ランダム参照計算, (c) 連続アドレス累算計算

```

#define cnn2x2_core1(b, bp1, n) \
    mop(OP_LDWR, 1, &BR[b][0][1], (U11)kp0[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][0][0], (U11)kp1[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][1][1], (U11)kp2[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][1][0], (U11)kp3[CHIP], o, MSK_DO, (U11)i_ker, Klen, 0, Force, (U11)NULL, Klen);\ \
    mop(OP_LDWR, 1, &BR[b][1][0], (U11)ip0[CHIP], iofs, MSK_W1, (U11)it0[CHIP], Mlen, 0, 0, (U11)NULL, Mlen);\ \
    exe(OP_FMA, &BR[b][1][0], AR[b][0], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FMA, &BR[b][1][1], AR[b][1], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FMA, &BR[b][1][2], AR[b][2], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FMA, &BR[b][1][3], AR[b][3], EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL)\

#define cnn2x2_final(b, bp1) \
    mop(OP_LDWR, 1, &BR[b][1][0][1], (U11)op0[CHIP], oofs, MSK_W0, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_LDWR, 1, &BR[b][1][1][1], (U11)op1[CHIP], oofs, MSK_W0, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_LDWR, 1, &BR[b][1][2][1], (U11)op2[CHIP], oofs, MSK_W0, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_LDWR, 1, &BR[b][1][3][1], (U11)op3[CHIP], oofs, MSK_W0, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    exe(OP_FAD, &BR[b][1][0], AR[b][0], EXP_H3210, BR[bp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FAD, &BR[b][1][1], AR[b][1], EXP_H3210, BR[bp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FAD, &BR[b][1][2], AR[b][2], EXP_H3210, BR[bp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    exe(OP_FAD, &BR[b][1][3], AR[b][3], EXP_H3210, BR[bp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL);\ \
    mop(OP_STWR, 1, &AR[bp1][0], oofs, (U11)op0[CHIP], MSK_DO, (U11)ot0[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_STWR, 1, &AR[bp1][1], oofs, (U11)op1[CHIP], MSK_DO, (U11)ot1[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_STWR, 1, &AR[bp1][2], oofs, (U11)op2[CHIP], MSK_DO, (U11)ot2[CHIP], Mlen, 0, 1, (U11)NULL, Mlen);\ \
    mop(OP_STWR, 1, &AR[bp1][3], oofs, (U11)op3[CHIP], MSK_DO, (U11)ot3[CHIP], Mlen, 0, 1, (U11)NULL, Mlen)\
```

メモリ参照/演算パターン: (b) 繰散ランダム参照計算, (c) 連続アドレス累算計算

```
#define sgemm00_core1(r, rm1, rp1) \
mop(OP_LDWR, 1, &BR[r][0][1], (U11)b0[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], Blen, 0, 0, (U11)NULL, Blen); \
mop(OP_LDWR, 1, &BR[r][0][0], (U11)b1[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], Blen, 0, 0, (U11)NULL, Blen); \
mop(OP_LDWR, 1, &BR[r][1][1], (U11)b2[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], Blen, 0, 0, (U11)NULL, Blen); \
mop(OP_LDWR, 1, &BR[r][1][0], (U11)b3[rm1], (U11)cofs, MSK_W1, (U11)b[rm1], Blen, 0, 0, (U11)NULL, Blen); \
mop(OP_LDWR, 1, &BR[r][2][1], (U11)a[rm1][CHIP], (U11)rofs, MSK_W1, (U11)a0[CHIP], Alen, 0, 0, (U11)NULL, Alen); \
exe(OP_FMA, &AR[rp1][0], AR[r][0], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][0][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][1], AR[r][1], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][0][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][2], AR[r][2], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][1][1], EXP_H3210, OP_NOP, OLI, OP_NOP, OLL); \
exe(OP_FMA, &AR[rp1][3], AR[r][3], EXP_H3210, BR[r][2][1], EXP_H3210, BR[r][1][0], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \

```

メモリ参照/演算パターン: (b) 離散ランダム参照計算, (c) 連続アドレス累算計算

```
#define sgemm00_final(r, rp1) \
exe(OP_CMP_LT, &cc1, cof, EXP_H3210, cofslimit1, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_CMP_LT, &cc2, cof, EXP_H3210, cofslimit2, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_CMP_LT, &cc3, cof, EXP_H3210, cofslimit3, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
mop(OP_LDWR, 1, &BR[rp1][0][1], (U11)c00[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \
mop(OP_LDWR, 1, &BR[rp1][1][1], (U11)c01[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \
mop(OP_LDWR, 1, &BR[rp1][2][1], (U11)c02[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \
mop(OP_LDWR, 1, &BR[rp1][3][1], (U11)c03[CHIP], (U11)oofs, MSK_W0, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \
exe(OP_FAD, &AR[rp1][0], AR[r][0], EXP_H3210, BR[rp1][0][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][1], AR[r][1], EXP_H3210, BR[rp1][1][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][2], AR[r][2], EXP_H3210, BR[rp1][2][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
exe(OP_FAD, &AR[rp1][3], AR[r][3], EXP_H3210, BR[rp1][3][1], EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); \
mop(OP_STWR, 1, &BR[rp1][0], (U11)oofs, (U11)c00[CHIP], MSK_DO, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \
cex(OP_CEXE, &ex1, 0, 0, 0, cc1, 0xaaaa); \
mop(OP_STWR, ex1, &AR[rp1][1], (U11)oofs, (U11)c01[CHIP], MSK_DO, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \
cex(OP_CEXE, &ex2, 0, 0, 0, cc2, 0xaaaa); \
mop(OP_STWR, ex2, &AR[rp1][2], (U11)oofs, (U11)c02[CHIP], MSK_DO, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \
cex(OP_CEXE, &ex3, 0, 0, 0, cc3, 0xaaaa); \
mop(OP_STWR, ex3, &AR[rp1][3], (U11)oofs, (U11)c03[CHIP], MSK_DO, (U11)c0[CHIP], CLEN, 0, 1, (U11)NULL, CLEN); \

```

メモリ参照/演算パターン: (d) 固定アドレス累算計算

```
#define back_g_ker_core1(b, o, i) \
exe(OP_CMP_LT, &cc0[i][1], onum[o], EXP_H3210, OC, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */ \
exe(OP_CMP_LT, &cc1[i][1], inum[i][CHIP], EXP_H3210, IC, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#1 */ \
mop(OP_LDWR, 1, &BR[b][1][1], (U11)op0[i], oofs, MSK_W0, (U11)ot0[o], Mlen, 0, 0, NULL, Mlen); /* stage#2 */ \
mop(OP_LDWR, 1, &BR[b][2][1], (U11)ip0[i][CHIP], iofs, MSK_W1, (U11)ito[i][CHIP], IMlen, 0, 0, NULL, IMlen); /* stage#2 */ \
exe(OP_NOP, &AR[b][0], OLL, EXP_H3210, OLL, EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */ \
mop(OP_LDWR, 1, &b00, (U11)kp0[o][i][CHIP], OLL, MSK_W0, (U11)kp0[o][i][CHIP], 1LL, 0, 1, NULL, 1LL); /* stage#2 */ \
exe(OP_FMA, &b00, b00, EXP_H3210, BR[b][2][1], EXP_H3210, BR[b][1][1], EXP_H3210, OP_NOP, OLL, OP_NOP, OLL); /* stage#2 */ \
cex(OP_CEXE, &exo, 0, 0, cc0[i][1], cc0[o][i], 0x8888); \
mop(OP_STWR, ex0, &b00, (U11)kp0[o][i][CHIP], OLL, MSK_DO, (U11)kp0[o][i][CHIP], 1LL, 0, 1, NULL, 1LL); /* stage#2 */ \

```

メモリ参照/演算パターン: (b) 離散ランダム参照計算, (c) 連続アドレス累算計算

A.5 Compilation of IMAX

LU分解 起動条件やら空間分割のヒントを追加

20220216
1

```

for (i=0; i<M; i++) {
    if (len < 1) {
        for (j=i+1; j<M; j+=NCHIP*H) [ 長さを見てARMかIMAXか切り替える
            for (CHIP=0; CHIP<NCHIP; CHIP++) [
                for (h=0; h<H; h++) {
                    for (k=0; k<M-(i+1); k++) [
                        if (j+h*NCHIP+CHIP*M) A[p[j+h*NCHIP+CHIP]*M+i+k] -= A[p[j+h*NCHIP+CHIP]*M+i]*A[p[i]*M+i+k];
                    ]
                ]
            ]
        }
        else [
            for (j=i+1; j<M; j+=NCHIP*H) [
//EMAX5A begin inv_x1 mapdist=0
                for (CHIP=0; CHIP<NCHIP; CHIP++) [
                    for (INIT=1, LOOPU=M-(i+1), cofis=0-4; LOOPU--; INIT=0) [
                        exe(OP_ADD, &cofs, cofs, 4LL, OLL, OP_AND, 0x00000000ffffffffLL);
                        :
                        exe(OP_CMP_LT, &cof0, 100[CHIP], M, OLL, );
                        mop(OP_LDUMR, &BR1[2][1], top, cofs, top, len); ← 主記憶から
                        mop(OP_LDUMR, &BR1[0][1], d00[CHIP], cofs, d00w[CHIP], len); ← 主記憶から
                        exe(OP_FMS, &a, BR1[0][1], t00[CHIP], BR1[2][1]);
                        cex(OP_CEXE, &ex0, 0, 0, cof0, 0xaaaa);
                        mop(OP_STWR, ex0, &a, cofs, d00[CHIP], d00w[CHIP], len); ← 主記憶へ
                        :
                        exe(OP_CMP_LT, &cof0, 102[CHIP], M, OLL, );
                        mop(OP_LDUMR, &BR3[2][1], top, cofs, top, len); ← 主記憶から
                        mop(OP_LDUMR, &BR3[0][1], d02[CHIP], cofs, d02w[CHIP], len); ← 主記憶から
                        exe(OP_FMS, &a, BR3[0][1], t02[CHIP], BR3[2][1]);
                        cex(OP_CEXE, &ex0, 0, 0, cof0, 0xaaaa);
                        mop(OP_STWR, ex0, &a, cofs, d02[CHIP], d02w[CHIP], len); ← 主記憶へ
                    ]
                ]
//EMAX5A end
            ]
//EMAX5A drain_dirty_llm
        ]
    ]
}

```

Figure.A.9: Compilation step1

コンパイル過程 src/conv-mark/conv-mark

20220216
2

```

> filter+rmm.c

void tone_curve(r, d, t)
    unsigned int *r, *d;
    unsigned char *t;
{
#if !defined(EMAX5) && !defined(EMAX6)
    int j;
    for (j=0; j<WD; j++) {
        *d = ((t[j]>>24)<<24 | (t[256+((r>>16)&255)]<<16 | (t[512+((r>>8)&255)]<<8;
        r++; d++;
    }
#else
    U11 t1 = t;
    U11 t2 = t+256;
    U11 t3 = t+512;
    U11 BR[16][4][4]; /* output registers in each unit */
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    int loop=WD;
//EMAX5A begin tone_curve mapdist=0
    while (loop--) {
        mop(OP_LDUR, 1, &BR[0][1][1], (U11)(r++), OLL, MSK_D0, (U11)r, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
        mop(OP_LDUBR, 1, &BR[1][1][1], (U11)t1, BR[0][1][1], MSK_B3, (U11)t1, 64, 0, 0, (U11)NULL, 64); /* stage#1 */
        mop(OP_LDUBR, 1, &BR[1][2][1], (U11)t2, BR[0][1][1], MSK_B2, (U11)t2, 64, 0, 0, (U11)NULL, 64); /* stage#1 */
        mop(OP_LDUBR, 1, &BR[1][3][1], (U11)t3, BR[0][1][1], MSK_B1, (U11)t3, 64, 0, 0, (U11)NULL, 64); /* stage#1 */
        exe(OP_MMRC, &r1, BR[1][1][1], EXP_H3210, BR[1][2][1], EXP_H3210, BR[1][3][1], EXP_H3210, OLL, OP_NOP, OLL);
        mop(OP_STWR, 3, &r1, (U11)(d++), OLL, MSK_D0, (U11)d, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
    }
//EMAX5A end
#endif
}

```

Figure.A.10: Compilation step2

コンパイル過程 cpp -P

20220216
3

```
> filter+rmm.c-mark.c

void tone_curve(r, d, t)
    unsigned int *r, *d;
    unsigned char *t;
{
#if !defined(EMAX5) && !defined(EMAX6)
    int j;
    for (j=0; j<WD; j++) {
        *d = ((t)[*r>>24])<<24 | (t[256+(*r>>16)&255])<<16 | (t[512+(*r>>8)&255])<<8;
        r++; d++;
    }
#else
    U11 t1 = t;
    U11 t2 = t+256;
    U11 t3 = t+512;
    U11 BR[16][4][4]; /* output registers in each unit */
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    int loop=WD;
#define printf(format,...)
/*EMAX5AB-/ tone_curve @
/*EMAX5AS-/ while (loop--) {
/*EMAX5AS-/     mop(OP_LDWR, 1, &BR[0][1][1], (U11)(r++), 0LL, MSK_D0, (U11)r, 320, 0, 0, (U11)NULL, 320); /* stage#0 */
/*EMAX5AS-/     mop(OP_LDUBR, 1, &BR[1][1][1], (U11)t1, BR[0][1][1], MSK_B3, (U11)t1, 64, 0, 0, (U11)NULL, 64); /* stage#1 */
/*EMAX5AS-/     mop(OP_LDUBR, 1, &BR[1][2][1], (U11)t2, BR[0][1][1], MSK_B2, (U11)t2, 64, 0, 0, (U11)NULL, 64); /* stage#1 */
/*EMAX5AS-/     mop(OP_LDUBR, 1, &BR[1][3][1], (U11)t3, BR[0][1][1], MSK_B1, (U11)t3, 64, 0, 0, (U11)NULL, 64); /* stage#1 */
/*EMAX5AS-/     exe(OP_MMRG, &r1, BR[1][1][1], EXP_H3210, BR[1][2][1], EXP_H3210, BR[1][3][1], EXP_H3210, OP_NOP, 0LL, OP_NOP, 0LL);
/*EMAX5AS-/     mop(OP_STWR, 3, &r1, (U11)(d++), 0LL, MSK_D0, (U11)d, 320, 0, 0, (U11)NULL, 320); /* stage#2 */
/*EMAX5AS-/ }
/*EMAX5AE-/ #undef printf
#endif
}
```

Figure.A.11: Compilation step3

コンパイル過程 src/conv-c2c/conv-c2c

20220216
4

```
> filter+rmm.c-cppo.c

void tone_curve(r, d, t)
    unsigned int *r, *d;
    unsigned char *t;
{
    U11 t1 = t;
    U11 t2 = t+256;
    U11 t3 = t+512;
    U11 BR[16][4][4];
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15;
    U11 r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    int loop=WD;
#define tone_curve @
/*EMAX5AS-/ while (loop--) {
/*EMAX5AS-/     mop(0x02, 1, &BR[0][1][1], (U11)(r++), 0LL, 14, (U11)r, 320, 0, 0, (U11)((void *)0), 320);
/*EMAX5AS-/     mop(0x07, 1, &BR[1][1][1], (U11)+1, BR[0][1][1], 3, (U11)+1, 64, 0, 0, (U11)((void *)0), 64);
/*EMAX5AS-/     mop(0x07, 1, &BR[1][2][1], (U11)+2, BR[0][1][1], 2, (U11)+2, 64, 0, 0, (U11)((void *)0), 64);
/*EMAX5AS-/     mop(0x07, 1, &BR[1][3][1], (U11)+3, BR[0][1][1], 1, (U11)+3, 64, 0, 0, (U11)((void *)0), 64);
/*EMAX5AS-/     exe(0x25, &r1, BR[1][1][1], 3, BR[1][2][1], 3, BR[1][3][1], 3, 0x00, 0LL, 0x00, 0LL);
/*EMAX5AS-/     mop(0x12, 3, &r1, (U11)(d++), 0LL, 14, (U11)d, 320, 0, 0, (U11)((void *)0), 320);
/*EMAX5AS-/ }
/*EMAX5AE-/ }
```

Figure.A.12: Compilation step4

コンパイル過程 通常のARM-Cコンパイラ 1/3

20220216
5

```
> filter+rmm-emax6.c ../../src/conv-c2c/emax6.h ../../src/conv-c2c/emax6lib.c

void tone_curve(r, d, t)
    unsigned int *r, *d;
    unsigned char *t;
{
    U11 t1 = t;
    U11 t2 = t+256;
    U11 t3 = t+512;
    U11 BR[16][4][4];
    U11 r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13, r14, r15, r16, r17, r18, r19, r20, r21, r22, r23, r24, r25, r26, r27, r28, r29, r30, r31;
    int loopNDB;
    volatile emax6_conf_tone_curve();
    emax6_lmmio = emax6_lmmic;
    emax6_lmmic = 1-emax6_lmmic;
    emax6_mapdist = 0;
    *(Uint*)&emax6_lmmi[0][0][1][emax6_lmmic] = 0x013f0001|(0<<2);
    emax6_lmmi[0][0][1][emax6_lmmic].ofs = 0; emax6_lmmi[0][0][1][emax6_lmmic].top = r;
    *(Uint*)&emax6_lmmi[0][1][1][emax6_lmmic] = 0x003f0001|(0<<2);
    emax6_lmmi[0][1][1][emax6_lmmic].ofs = 0; emax6_lmmi[0][1][1][emax6_lmmic].top = t1;
    *(Uint*)&emax6_lmmi[0][1][2][emax6_lmmic] = 0x003f0001|(0<<2);
    emax6_lmmi[0][1][2][emax6_lmmic].ofs = 0; emax6_lmmi[0][1][2][emax6_lmmic].top = t2;
    *(Uint*)&emax6_lmmi[0][1][3][emax6_lmmic] = 0x003f0001|(0<<2);
    emax6_lmmi[0][1][3][emax6_lmmic].ofs = 0; emax6_lmmi[0][1][3][emax6_lmmic].top = t3;
    *(Uint*)&emax6_lmmi[0][2][0][emax6_lmmic] = 0x013f0003|(0<<2);
    emax6_lmmi[0][2][0][emax6_lmmic].ofs = 0; emax6_lmmi[0][2][0][emax6_lmmic].top = d;
    emax6_lmmi_bitmap[0] = 0x00000000000000411;
    emax6_lmmi_bitmap[1] = 0x00000000000000311;
    emax6_lmmi_bitmap[2] = 0x00000000000000211;
    emax6_lmmi_bitmap[3] = 0x00000000000000211;
    emax6_pre_with_drain_cache();
    get_nanosec(NANOS_ARM);
    if (emax6.last_conf == emax6_conf_tone_curve) {
        emax6.status = STATUS_DRAIN;
        emax6_check_lmmi_and_dma(0, 1, 0, 0, 2, 0); /*drain*/
    }
    get_nanosec(NANOS_DRAIN);
}
```

LMMのアドレス範囲情報

必要に応じて前回演算結果の回収

Figure.A.13: Compilation step5

コンパイル過程 通常のARM-Cコンパイラ 2/3

20220216
6

```
if (emax6.last_conf != emax6_conf_tone_curve) {
    DIL "dst, *src";
    int i,j;
    emax6.status = STATUS_CONF;
    emax6.last_conf = emax6_conf_tone_curve;
    emax6.lastdist = 0;
    dst = (DIL*)((struct reg_ctrl*)emax6.reg_ctrl)->i[0].conf;
    src = (DIL*)emax6_conf_tone_curve;
    for (i=0; i<sizeof(conf)/sizeof(DIL); i++)
        *dst++ = *src++;
    for (i=0; i<64; i++) {
        for (j=0; j<4; j++)
            emax6_lmmi[0][i][j][emax6_lmmic].v = 0;
    }
    while (((struct reg_ctrl*)emax6.reg_ctrl)->i[0].stat & 0xf0); //LMRING_BUSY
}
get_nanosec(NANOS_CONF);
emax6.status = STATUS_REGV;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].breg[63][0].br[0] = loop;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].breg[63][0].br[1] = -1LL;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].addr[0][1].ea1b = (U11)t;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].addr[0][1].ea0b = (U11)t0LL;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].addr[1][1].ea1b = (U11)t1;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].addr[1][2].ea1b = (U11)t2;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].addr[1][3].ea1b = (U11)t3;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].addr[2][0].ea0b = (U11)d;
((struct reg_ctrl*)emax6.reg_ctrl)->i[0].addr[2][0].ea0e = (U11)t0LL;
get_nanosec(NANOS_REGV);
emax6.status = STATUS_RANGE;
(struct reg_ctrl *reg_ctrl = emax6.reg_ctrl;
    Uint lmmic = emax6_lmmic;
    *(U11*)&(reg_ctrl->i[0].addr[0][1].top)+=(U11)(emax6_lmmi[0][0][1][lmmic].top+*((Ushort*)&emax6_lmmi[0][0][1][lmmic]+1)*sizeof(Uint)+(sizeof(Uint)-1)<<32)| (U11)(Uint)emax6_lmmi[0][0][1][lmmic];
    *(U11*)&(reg_ctrl->i[0].addr[1][1].top)+=(U11)(emax6_lmmi[0][1][1][lmmic]+1)*sizeof(Uint)+(sizeof(Uint)-1)<<32)| (U11)(Uint)emax6_lmmi[0][1][1][lmmic];
    *(U11*)&(reg_ctrl->i[0].addr[1][2].top)+=(U11)(emax6_lmmi[0][1][2][lmmic]+1)*sizeof(Uint)+(sizeof(Uint)-1)<<32)| (U11)(Uint)emax6_lmmi[0][1][2][lmmic];
    *(U11*)&(reg_ctrl->i[0].addr[1][3].top)+=(U11)(emax6_lmmi[0][1][3][lmmic].top+*((Ushort*)&emax6_lmmi[0][1][3][lmmic]+1)*sizeof(Uint)+(sizeof(Uint)-1)<<32)| (U11)(Uint)emax6_lmmi[0][1][3][lmmic];
    *(U11*)&(reg_ctrl->i[0].addr[2][0].top)+=(U11)(emax6_lmmi[0][2][0][lmmic].top+*((Ushort*)&emax6_lmmi[0][2][0][lmmic]+1)*sizeof(Uint)+(sizeof(Uint)-1)<<32)| (U11)(Uint)emax6_lmmi[0][2][0][lmmic];
}
```

命令写像が前回と異なる場合は
再写像

AXIIF/PIOによるレジスタ初期化

LMMにアドレス範囲情報書き込み

Figure.A.14: Compilation step6

コンパイル過程 通常のARM-Cコンパイラ 3/3

20220216

7

```

emax6.status = STATUS_LOAD;
emax6_check_lmmi_and_dma(0, 2, emax6.lastdist, 0, 0, 1);/*load*/
emax6_check_lmmi_and_dma(0, 2, emax6.lastdist, 0, 1, 1);/*load*/
emax6_check_lmmi_and_dma(0, 2, emax6.lastdist, 0, 1, 2);/*load*/
emax6_check_lmmi_and_dma(0, 2, emax6.lastdist, 0, 1, 3);/*load*/
get_nanosec(NANOS_LOAD);

((struct reg_ctrl*)emax6.reg_ctrl)->i[0].cmd = 3LL; // EXEC
{struct reg_ctrl *reg_ctrl = emax6.reg_ctrl;
 Uint lmmic      = emax6.lmmic;
}

emax6.lmmd[2][0] = 0xff>>7;
while (((struct reg_ctrl*)emax6.reg_ctrl)->i[0].stat); //LMRING_BUSY|EXRING_BUSY
get_nanosec(NANOS_EXEC);

asm volatile("b emax6_conf_end_tone_curve\n"
".align 5\n"
".global emax6_conf_tone_curve\n"
"emax6_conf_tone_curve:\n"
"    .word    0x031e0003, 0x00000000\n"
"    .word    0xffff0000, 0x00000000\n"
"    .word    0x00000000, 0x00000000\n"
"    :
"    .word    0xffff0000, 0x00000000\n"
"    .word    0x00000000, 0x00000000\n"
"    .word    0x00000000, 0x00000000\n"
".global emax6_conf_end_tone_curve\n"
"emax6_conf_end_tone_curve:\n"
);
}

```

AXIIF/DMAによる
LMMデータ書き込み

AXIIF/PIOによるIMAX起動

演算と同時に次の次データ転送があればDMA起動

UNITのconfiguration情報

Figure.A.15: Compilation step7

A.6 References

This chapter lists related specifications, standards, references, related source programs, and tool chains.

- EMAX5 Basic patent proj-arm64/doc/pat35.tgz
- IMAX Basic patent proj-arm64/doc/pat36.tgz
- ARMv8 Architecture specification proj-arm64/doc/arm/DDI0487A_f.armv8_arm.pdf
- ARM Cortex-A53 MPCore Processor Technical Reference Manual proj-arm64/doc/arm/ARM-CORTEX-A53_R0P4.pdf
- ZYNQ Ultrascale+ SoC Technical Reference Manual proj-board/zcu102/doc/ug1085-zynq-ultrascale-trm.pdf
- AMBA AXI4 and ACE Protocol Specification proj-arm64/doc/arm/AXI4_specification.pdf
- FMC cable diagram proj-arm64/doc/sansei/FMC ケーブル基板回路図.pdf
- FMC cable connection proj-arm64/doc/sansei/FMC ケーブル接続.xlsx
- IMAX Handbook proj-arm64/doc/emax6/emax6.pdf
- IMAX Preprocessor proj-arm64/src/conv-c2c/conv-c2c
- IMAX SImulator proj-arm64/src/csim/csim
- Example(FFT) proj-arm64/sample/fft/fourierf.c
- Example(SORT) proj-arm64/sample/sort/sort-merge.c
- Example(String search) proj-arm64/sample/stringsearch/pbmsrch+rmm.c
- Example(16x16 convolution) proj-arm64/sample/conv16/conv16.c
- Example(VBGMM) proj-arm64/sample/test/test016.c
- Example(Stochastic matrix multiplication) proj-arm64/sample/test/test021.c
- Example(Sparse matrix multiplication) proj-arm64/sample/test/test022.c
- Example(Sparse matrix compression) proj-arm64/sample/test/test024.c
- Example(Image filters) proj-arm64/sample/filter/filter+rmm.c
- Example(Floating point stencil) proj-arm64/sample/stencil/stencil+rmm.c
- Example(3x3 cnn) proj-arm64/sample/mm_cnn_if/cnn+rmm.c
- Example(MM) proj-arm64/sample/mm_cnn_if/mm+rmm.c
- Example(Inverse matrix) proj-arm64/sample/mm_cnn_if/inv+rmm.c
- Example(Lightfield rendering) proj-arm64/sample/mm_cnn_if/gather+rmm.c
- Example(Lightfield depth map) proj-arm64/sample/mm_cnn_if/gdepth+rmm.c
- Example(Graph processing on EMAX5) proj-arm64/sample/tricount8/tricount.c
- Example(Graph processing on IMAX2) proj-arm64/sample/tricount9/tricount.c
- Example(Image recognition) proj-arm64/sample/rsim/imax.c
- Example(Image recognition+stochastic ALU) proj-arm64/sample/ssim/smax.c
- Example(SHA256) proj-arm64/sample/crypto/sha256.c

A.7 Publications

1. ◆稻益秀成, 船井遼太郎, 中島康彦: ”リニアアレイ型 CGRA の高速コンパイルを利用した JIT 実行環境の開発”, 電子情報通信学会論文誌 D, Vol.J105-D, No.12, Dec. (2022)
2. ◇中島康彦: ”CGRA の JIT コンパイル化と高機能化の魔法教えます”, 回路とシステムワークショウ招待講演, Aug. (2022)
3. ・赤部知也, 中島康彦: ”主記憶帯域使用率向上のための CGRA タンデム化”, 信学技報, vol.122, no.133, CPSY2022-16, pp.89-92, Jul. (2022)
4. ◆Tomoya Akabe, Hidenari Inamasu, Renyuan Zhang and Yasuhiko Nakashima: ”Fusion of Multiple Core and Just-in-Time Compilable CGRA”, IEEE Symposium on Low-Power and High-Speed Chips 2022 (poster), Apr. (2022)
5. ◆ Ryotaro Funai, Hidenari Inamasu, Renyuan Zhang and Yasuhiko Nakashima: ”Evaluation of IMAX2 with Sparse Matrix-matrix Multiplication Units”, IEEE Symposium on Low-Power and High-Speed Chips 2022 (poster), Apr. (2022)
6. ・船井遼太郎, 張任遠, 中島康彦: ”IMAX2 を用いた高効率な疎行列-疎行列積の実装”, 信学技報, vol.121, no.343, CPSY2021-25, pp.38-42, Jan. (2022)
7. ◇中島康彦: ”非ノイマン型の世界 -CGRA を含む最近の研究紹介-”, JEITA デバイス技術分科会招待講演, Nov. (2021)
8. ◆ Tomoya Akabe, Renyuan Zhang, and Y. Nakashima: ”Speeding Up of CGRAs by Reshaping and Stochastic FMA”, CANDAR'21, SUSCW (Sustainable Computing Systems) workshop, Nov. (2021)
9. ◆ [Best Student Paper Award] Tran Thi Diem and Yasuhiko Nakashima: ”Exploring Versatility of Primary Visual Cortex Inspired Feature Extraction Hardware Model through Various Network Architectures”, 4th International Conference on Computing, Electronics & Communications Engineering, iCCECE '21, Aug. (2021)
10. ・赤部知也, 中島康彦: ”シストリックアレイ向け確率的コンピューティングの予備評価”, 信学技報, vol.121, no.116, CPSY2021-9, pp.49-52, Jul. (2021)
11. ◇ Yasuhiko Nakashima: ”IMAX2: A CGRA with FPU+Multithreading+Chiplet”, Panel: Coarse-Grained Reconfigurable Arrays and their Opportunities as Application Accelerators, ASAP2021, invited panel, Jul. (2021)
12. ◇ Tomoya Akabe and Hidenari Inamasu: ”IMAX2: A CGRA with FPU+Multithreading+Chiplet”, ASAP2021 poster, Jul. (2021)
13. ◆ Tran Thi Diem and Yasuhiko Nakashima: ”SLIT: An Energy-Efficient Reconfigurable Hardware Architecture for Deep Convolutional Neural Networks”, IEICE Trans., Vol.E104-C, No.7, pp.319-329, Jul. (2021)
14. ◆ [Featured Poster Award] Tomoya Akabe, Mutsumi Kimura, Yasuhiko Nakashima: ”Evaluation of Narrow Bit-Width Variation for Training Neural Networks”, IEEE Symposium on Low-Power and High-Speed Chips 2021 (poster), Apr. (2021)
15. ・中島康彦: ”IMAX2: GTH の 8 レーン化を契機とする IMAX の倍速化”, 信学技報, vol.120, no.338, CPSY2020-27, pp.31-34, Jan. (2021)
16. ・稻益秀成, 中島康彦: ”シストリッククリングアレイ (IMAX2) を用いた高効率誤差逆伝搬の実装”, 信学技報, vol.120, no.338, CPSY2020-28, pp.35-39, Jan. (2021)
17. ◆ Taku Honda, Hiroki Nishimoto, Yasuhiko Nakashima: ”Speeding Up VBGMM By Using Log-sumexp With the Approximate Exp-function”, CANDAR'20, poster, Nov. (2020)
18. ◆ [Best Paper Award] Tran Thi Diem, Mutsumi Kimura and Yasuhiko Nakashima: ”Primary Visual Cortex Inspired Feature Extraction Hardware Model”, SigTelCom2020, Aug. (2020)
19. ◇中島康彦: ”好きなことを頑固に素早く”, 情報・システムソサイエティ誌 フェローからのメッセージ, Vol.25, No.2, pp.19-20, Aug. (2020)

20. ♦ Jun Iwamoto, Yuma Kikutani, Renyuan Zhang and Yasuhiko Nakashima: "Daisy-chained Systolic Array and Reconfigurable Memory Space for Narrow Memory Bandwidth", IEICE Trans., Vol.E103-D, No.03, pp.578-589, Mar. (2020)
21. 中島康彦: "動画認識フロントエンドを想定した特徴抽出専用ハードウェアの構想", 信学技報, vol.119, no.372, CPSY2019-75, pp.147-150, Jan. (2020)
22. ♦ Jun Iwamoto, Renyuan Zhang and Yasuhiko Nakashima: "Evaluation of a Chained Systolic Array with High-Speed Links", Proc. 7'th Int'l Workshop on Computer Systems and Architectures(CSA19), Nov. (2019)
23. 本田卓, 岩本淳, 中島康彦: "リニアアレイによる逆行列計算の高速化手法と評価", 情報処理学会研究報告, Vol.2019-ARC-237, No.15, Jul. (2019)
24. ♦ Takahiro ICHIKURA, Yuma KIKUTANI, and Yasuhiko NAKASHIMA: "DSA 並みの効率を達成する CNNs 拡張機能付き CGRA の提案と評価", "A Proposal and Evaluation of a CGRA with CNNs Extension for Near Efficiency to DSA", IEICE Trans., Vol.J102-D, No.07, pp.477-490, Jul. (2019)
25. 中島康彦: "CGLA における高速コンパイルとチューニングのためのアーキテクチャ支援", 信学技報, vol.119, no.76, CPSY2019-9, pp.71-76, Jun. (2019)
26. ♦ 【Outstanding Originality Award】 Jun IWAMOTO, Yuma KIKUTANI, Renyuan ZHANG, and Yasuhiko NAKASHIMA: "CGRA Cascading for Narrow Memory Bandwidth and Low Cost", xSIG 2019: The 3rd. cross-disciplinary Workshop on Computing Systems, Infrastructures, and Programming, May. (2019)
27. ♦ Yasuhiko Nakashima: "Systolic Arrays as The Last Frontiers", Invited talk in IPB Seminar and UI seminar @ Indonesia, Jan. (2019)
28. ♦ 中島康彦: "AI 専用ハードを横目に見ながらやるべきこと", 信学技報, vol.118, no.339, CPSY2018-37, pp.3-8, Dec. (2018)
29. 岩本淳, 菊谷雄真, 中島康彦: "ユニット内フィードバックによるリニアアレイの多重ループ対応手法", 信学技報, vol.118, no.339, CPSY2018-40, pp.33-38, Dec. (2018)
30. ♦ 中島康彦: "ソザイエティ人図鑑 No.22 中島康彦さん (CPSY 研究会)", 情報・システムソサイエティ誌, Vol.23, No.2, pp.4-7, Oct. (2018)
31. ♦ Yasuhiko Nakashima: "The End of Normal Computing Era -The Opportunity of Next Generation Computing-", Invited speech in YNU-NAIST Summer Workshop @ Yunnan Univ., Jul. (2018)
32. ♦ Takahiro Ichikura, Ryusuke Yamano, Yuma Kikutani, Renyuan Zhang, and Yasuhiko Nakashima: "EMAXVR: A Programmable Accelerator Employing Near ALU Utilization to DSA", IEEE Symposium on Low-Power and High-Speed Chips 2018, Apr. (2018)
33. ♦ Yasuhiko Nakashima: "The End of Normal-computing Era. The Opportunity of Next Computations", International Workshop on Frontiers in Computing Systems and Wireless Communications (FOSCOM 2018), Mar. (2018)
34. 【電子情報通信学会関西支部学生会研究発表講演会奨励賞】菊谷雄真, 山野龍佑, 一倉孝宏, 中島康彦: "エッジコンピューティング向けアクセラレータの実装と評価", 電子情報通信学会関西支部第 23 回研究発表講演会, Mar. (2018)
35. 菊谷雄真, 山野龍佑, 一倉孝宏, 中島康彦: "時分割多重実行型ストリックリングの実装と評価", 信学技報, vol.117, no.378, CPSY2017-111, pp.31-36, Jan. (2018)
36. ♦ 中島康彦: "Approximate Computing とストリックアレイ", ジスクソフト技術講演会, Dec. (2017)
37. ♦ 中島康彦: "Deep Learning に向けた Approximate Computing とストリックアレイアーキテクチャ", 革新的コンピューティングの研究開発戦略検討会, JST, Jul. (2017)
38. ♦ 中島康彦: "Google の TPU にも使われたストリックアレイアーキテクチャと Deep Learning について", 富士通研究所技術講演会, Jul. (2017)
39. 福岡久和, 山野龍佑, 中島康彦: "各種 FPGA による畳み込み演算向けストリックリングの実装と評価", CPSY 研究会, 2017-05-23, May. (2017)

40. ・山野龍佑, 中島康彦: "時分割多重実行によるシストリックリングの面積効率向上手法", 信学技報, vol.117, no.44, CPSY2017-6, pp.27-32, May. (2017)
41. ◇中島康彦: "99CAE 計算環境研究会@関西シスラボ 第8回シンポジウム, Mar. (2017)
42. ・一倉孝宏, 山野龍佑, 福岡久和, 中島康彦: "DCNN に最適な CGRA の探索と予備評価", 信学技報, vol.116, no.416, CPSY2016-114, pp.49-54, Jan. (2017)
43. ◆ Yuttakon YUTTAKONKIT, Shinya TAKAMAEDA-YAMAZAKI and Yasuhiko NAKASHIMA: "Performance Comparison of CGRA and Mobile GPU for Light-field Image Processing", CAN-DAR'16, REGULAR PAPER, pp.174-180, Nov. (2016)
44. ・中島康彦: "EMAXV における複数バースト転送と複数ベクトル演算のオーバラップ手法", 信学技報, CPSY2016-15, pp.71-76, Aug. (2016)
45. ・中島康彦: "アルゴリズム記述と CGRA 実装を統合する C 言語フレームワーク", 信学技報, vol.115, no.342, CPSY2015-65, pp.21-26, Dec. (2015)
46. ・竹内昌平, TRAN Thi Hong, 高前田伸也, 中島康彦: "低消費電力 CGRA EMAX の Zynq を用いた実機評価", 信学技報, vol.115, no.243, CPSY2015-51, pp.39-41, Oct. (2015)
47. ◆ Shohei Takeuchi, Yuttakon Yuttakonkit, Shinya Takamaeda, Yasuhiko Nakashima: "A Distributed Memory Based Embedded CGRA for Accelerating Stencil Computations", Proc. 3rd Int'l Workshop on Computer Systems and Architectures(CSA15), pp.378-384, Dec. (2015)
48. ・Yuttakon Yuttakonkit, Tran Thi Hong, Shinya Takamaeda-Yamazaki, Yasuhiko Nakashima: "Design Space Exploration of Computational Photography Accelerator", 信学技報 CPSY2015-17 SwoPP 論文集, pp.7-12, Aug. (2015)
49. ・竹内昌平, Tran Thi Hong, 高前田伸也, 中島康彦: "Zynq を用いた ARM-EMAX 密結合アクセラレータの評価", 信学技報 CPSY2015-19 SwoPP 論文集, pp.47-52, Aug. (2015)
50. ◆ Yoshikazu Inagaki, Shinya Takamaeda-Yamazaki, Jun Yao, Yasuhiko Nakashima: "Performance Evaluation of a 3D-Stencil Library for Distributed Memory Array Accelerators", IEICE Trans., Vol.E98-D, No.12, pp.2141-2149, Dec. (2015)
51. ◆ Masakazu Tanomoto, Shinya Takamaeda-Yamazaki, Jun Yao, Yasuhiko Nakashima: "A CGRA-based Approach for Accelerating Convolutional Neural Networks", 9th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-15) Turin, Italy, Sep.23-25, (2015)
52. ・竹内昌平, TRAN Thi Hong, 高前田伸也, 中島康彦: "グラフ処理向け CGRA in Cache の提案", 信学技報 CPSY2015-7, pp.37-41, Apr. (2015)
53. ◆ [IEEE Symposium on Low-Power and High-Speed Chips 2015 Featured Poster Award] Shohei Takeuchi, Thi Hong Tran, Shinya Takamaeda, Yasuhiko Nakashima: "A Parameterized Many Core Simulator for Design Space Exploration", IEEE Symposium on Low-Power and High-Speed Chips 2015 (poster), Apr. (2015)
54. ◆ Jun Yao, Yasuhiko Nakashima, Kazutoshi Kobayashi, Makoto Ikeda, Wei Xue, Tomohiro Fujiwara, Ryo Shimizu, Masakazu Tanomoto, Yangtong Xu, Xinliang Wang, Weimin Zheng: "XStenciler: a 7.1GFLOPS/W 16-Core Coprocessor with a Ring Structure for Stencil Applications", IEEE Symposium on Low-Power and High-Speed Chips 2015 (poster), Apr. (2015)
55. ・竹内昌平, 高前田(山崎)伸也, 姚駿, 中島康彦: "次世代アプリケーションのための包括的なアーキテクチャ探索環境の検討", 信学技報 CPSY2014-89, pp.25-27, Dec. (2014)
56. ・紅林修斗, 高前田伸也, 姚駿, 中島康彦: "最短経路探索の並列化と各種プラットホームによる性能比較", 信学技報 CPSY2014-74, pp.13-18, Nov. (2014)
57. ・清水怜, 田ノ元正和, 高前田(山崎)伸也, 姚駿, 中島康彦: "メモリネットワークベースアクセラレータの試作と評価", 信学技報 CPSY2014-81, pp.51-56, Nov. (2014)
58. ・田ノ元正和, 高前田(山崎)伸也, 姚駿, 中島康彦: "メモリネットワークベースアクセラレータを用いた畳み込みニューラルネットワーク処理", 信学技報 CPSY2014-82, pp.57-62, Nov. (2014)
59. ◆ Jun Yao, Mitsutoshi Saito, Shogo Okada, Kazutoshi Kobayashi, and Yasuhiko Nakashima:

- ”EReLA: a Low-Power Reliable Coarse-Grained Reconfigurable Architecture Processor and Its Irradiation Tests”, IEEE Transactions on Nuclear Science, Vol.61, No.6, pp.3250-3257, DOI=10.1109/TNS.2014.2367541 Dec. (2014)
60. ♦ Jun Yao, Yasuhiko Nakashima, Mitsutoshi Saito, Yohei Hazama, Ryosuke Yamanaka: ”A Flexible, Self-Tuning, Fault-Tolerant Functional Unit Array Processor”, IEEE Micro, pp.54-63, Issue 6, Dec. (2014)
61. ♦ Yoshikazu Inagaki, Shinya Takamaeda-Yamazaki, Jun Yao, Yasuhiko Nakashima: ”Performance Evaluation of a 3D-Stencil Library for Distributed Memory Array Accelerators”, Proc. 2nd Int'l Workshop on Computer Systems and Architectures (CSA'14), held in conjunction with CAN-DAR'14, Shizuoka, Japan, pp.388-393, Dec. (2014)
62. · 清水怜, 高前田(山崎)伸也, 姚駿, 中島康彦: ”メモリインテンシブアレイアクセラレータを用いた高性能グラフ処理”, 信学技報 CPSY2014-11, pp.7-12, Jul. (2014)
63. ♦ Jun YAO, Yasuhiko NAKASHIMA, Naveen DEVISSETTI, Kazuhiro YOSHIMURA, Takashi NAKADA: ”A Tightly Coupled General Purpose Reconfigurable Accelerator LAPP and Its Power States for HotSpot-Based Energy Reduction”, IEICE Trans., Vol.E97-D, No.12, pp.3092-3100, Dec. (2014)
64. ♦ Yukihiko SASAGAWA, Jun YAO, Yasuhiko NAKASHIMA: ”Understanding Variations for Better Adjusting Parallel Supplemental Redundant Executions to Tolerate Timing Faults”, IEICE Trans., Vol.J97-D, No.12, pp.3083-3091, Dec. (2014)
65. ♦ Tanvir Ahmed, Jun Yao, and Yasuhiko Nakashima: ”A Two-Order Increase in Robustness of Partial Redundancy Under a Radiation Stress Test by Using SDC Prediction”, IEEE Transactions on Nuclear Science, Vol.61, Issue.4, pp.1567-1574, DOI=10.1109/TNS.2014.2314691, Aug. (2014)
66. ♦ Jun Yao, Mitsutoshi Saito, Shogo Okada, Kazutoshi Kobayashi, and Yasuhiko Nakashima: ”EReLA: a Low-Power Reliable Coarse-Grained Reconfigurable Architecture Processor and Its Irradiation Tests”, IEEE Nuclear and Space Radiation Effects Conference 2014 (poster), Jul. (2014)
67. ♦ Shuto Kurebayashi, Jun Yao, Yasuhiko Nakashima: ”A Pipelined Newton-Raphson Method for Floating Point Division and Square Root on Distributed Memory CGRAs”, IEEE Symposium on Low-Power and High-Speed Chips 2014 (poster), Apr. (2014)
68. ♦ Jun Yao, Yasuhiko Nakashima, Mitsutoshi Saito, Yohei Hazama, Ryosuke Yamanaka: ”A Flexibly Fault-Tolerant FU Array Processor and its Self-Tuning Scheme to Locate Permanently Defective Unit”, IEEE Symposium on Low-Power and High-Speed Chips 2014, Apr. (2014)
69. · 林大地, 藤原知広, 姚駿, 中島康彦: ”演算器アレイ型アクセラレータへのメモリインテンシブなアプリケーションの写像と性能評価”, 情報処理学会研究報告, 計算機アーキテクチャ研究会報告, 2014-ARC-208(17), 1-5, Jan. (2014)
70. · 楠田浩平, 姚駿, 中島康彦: ”メモリ分散型アレイアクセラレータのための命令生成手法の開発と評価”, 情報処理学会研究報告, 計算機アーキテクチャ研究会報告, 2014-ARC-208(16), 1-7, Jan. (2014)
71. ♦ Tanvir AHMED, Jun YAO, and Yasuhiko NAKASHIMA: ”A Two-Order Increase in Robustness of Partial Redundancy Under Radiation Stress Test by Using SDC Prediction”, In 2013 IEEE Conference on Radiation Effects on Components and Systems (RADECS), C-7, pp.1-7, Sep. (2013)
72. · 稲垣慶和, 原祐子, 姚駿, 中島康彦: ”リング型アレイアクセラレータ向け演算ライブラリの実装と性能評価”, 研究報告計算機アーキテクチャ (ARC) , 2013-ARC-206, No.1, pp.1-6, Jul. (2013)
73. · 林大地, 関賀, 原祐子, 姚駿, 中島康彦: ”メモリ分散型アレイアクセラレータの浮動小数点演算に関する性能考察”, 研究報告計算機アーキテクチャ (ARC) , 2013-ARC-206, No.8, pp.1-6, Jul. (2013)
74. · 藤原知広, 姚駿, 原祐子, 中島康彦: ”リング型アレイアクセラレータのマクロパイプライン化による性能見積もり”, 研究報告計算機アーキテクチャ (ARC) , 2013-ARC-206, No.14, pp.1-6, Jul. (2013)
75. ♦ Tanvir AHMED, Jun YAO, Yuko HARA-AZUMI, Shigeru YAMASHITA, and Yasuhiko NAKASHIMA: ”Selective Check of Data-Path for Effective Fault Tolerance”, IEICE Trans., Vol.J96-D, No.8, pp.1592-1601, Aug. (2013)

76. ♦ Wei Wang, Jun Yao, Youhui Zhang, Wei Xue, Yasuhiko Nakashima, and Weimin Zheng: "HW/SW Approaches to Accelerate GRAPES in an FU Array", IEEE Symposium on Low-Power and High-Speed Chips 2013, Apr. (2013)
77. ♦大上俊, 姚駿, 中島康彦: "演算器アレイにおける高信頼化命令写像手法", IEICE Trans., Vol.J96-D, No.3, pp.472-483, Mar. (2013)
78. ◇中島康彦: "LSI 化に繋がるシミュレータ開発手法と設計事例", 計算機アーキテクチャ研究会, Mar. (2013)
79. · 王昊, 姚駿, 中島康彦: "GCC の vectorizer を利用した演算器アレイ向け命令変換手法", 研究報告計算機アーキテクチャ(ARC), 2013-ARC-203 No.9, Feb. (2013)
80. · 関賀, 姚駿, 中島康彦: "リング接続を利用しデータ移動を最小限にするアクセラレータの提案", 研究報告システム LSI 設計技術 (SLDM) SIG Technical Reports, 2013-SLDM-159, Vol.17, pp.1-6, Jan. (2013)
81. · 山中良祐, 姚駿, 中島康彦: "セレクタ部に着目した演算器アレイ型アクセラレータの高信頼化手法", 信学技報 CPSY2012-13 SwoPP 論文集, pp.25-30, Aug. (2012)
82. · Tanvir Ahmed, Jun Yao, Yasuhiko Nakashima: "Achieving Near-Optimal Dependability with Minimal Hardware Costs in an FU Array Processor by Soft Error Rate Monitoring", 研究報告計算機アーキテクチャ (ARC) ,2012-ARC-201(4),1-6, Aug. (2012)
83. · 大谷友哉, Tanvir Ahmed, 姚駿, 中島康彦: "演算器アレイにおける冗長化オーバヘッドの少ない高信頼化手法の提案", 研究報告計算機アーキテクチャ (ARC) ,2012-ARC-201(19),1-6, Aug. (2012)
84. ♦ Yukihiko SASAGAWA, Jun YAO, Takashi NAKADA, Yasuhiko NAKASHIMA: "RazorProtector: Maintaining Razor DVS Efficiency in Large IR-drop Zones by an Adaptive Redundant Data-Path", IEICE Trans. on VLSI Design and CAD Algorithms, Vol.E95-A, No.12, pp.2319-2329, Dec. (2012)
85. ♦ Tanvir Ahmed, Jun Yao, Yasuhiko Nakashima: "Introducing OVP Awareness to Achieve an Efficient Permanent Defect Locating", NANOARCH 2012, pp.43-49, Netherlands, Jul. (2012)
86. · YAO Jun, NAKASHIMA Yasuhiko: "Deep DVS in FU array by Covering Process Variations with Data-Path Auto-fix", 研究報告計算機アーキテクチャ (ARC) , Vol.2012-ARC-200, No.18, pp.1-9, May. (2012)
87. ♦齊藤光俊, 下岡俊介, Devisetti Venkatarama Naveen, 大上俊, 吉村和浩, 姚駿, 中田尚, 中島康彦: "線形演算器アレイ型アクセラレータを備えた高電力効率プロセッサの開発", 電子情報通信学会論文誌 D, Vol.J95-D, No.9, pp.1729-1737, Sep. (2012)
88. ♦岩上拓矢, 吉村和浩, 中田尚, 中島康彦: "時分割実行機構による演算器アレイ型アクセラレータの効率化", 情報処理学会論文誌コンピューティングシステム, ACS39, Vol.5, No.4, pp.13-23, Aug. (2012)
89. ♦吉村和浩, 中田尚, 中島康彦, 北村俊明: "異種命令セットアーキテクチャを持つ高電力効率SMT プロセッサの開発", 電子情報通信学会論文誌 D, Vol.J95-D, No.6, pp.1334-1346, Jun. (2012)
90. ♦中田尚, 吉村和浩, 下岡俊介, 大上俊, Devisetti Venkatarama Naveen, 中島康彦: "画像処理向け線形アレイアクセラレータの性能評価", 情報処理学会論文誌コンピューティングシステム, ACS38, Vol.5, No.3, pp.74-85, May. (2012)
91. · 王昊, 姚駿, 中島康彦: "多様なアクセスパターンに適応するアクセラレータ向けメモリアクセス機構", IPSJ SIG Notes 2012-ARC-199(15), pp.1-4, 2012-03-20, 長崎, Mar. (2012)
92. · Tanvir Ahmed, Jun Yao and Yasuhiko Nakashima: "Achieving Effective Fault Tolerance in FU array by Adding AVF Awareness", IPSJ SIG Notes 2012-ARC-199(5), pp.1-4, 2012-03-20, 長崎, Mar. (2012)
93. ♦ Yukihiko SASAGAWA, Jun YAO, Takashi NAKADA, Yasuhiko NAKASHIMA: "Improving DVS Efficiency by Tolerating IR-drops with an Adaptive Redundant Data-Path", WRA 2011 : 2nd Workshop on Resilient Architectures (in conjunction with MICRO-2011), Dec. (2011)
94. · 森高晃大, 下岡俊介, 吉村和浩, 姚駿, 中田尚, 中島康彦: "大規模演算器アクセラレータのための複数 FPGA 連結手法", IEICE technical report. Computer systems 111(328), 9-14, 2011-11-22, デザインガイド 2011, Nov. (2011)

95. ・齊藤光俊, 下岡俊介, 吉村和浩, 姚駿, 中田尚, 中島康彦: ”演算器アレイ型アクセラレータの実装とその分析”, IEICE technical report. Computer systems 111(328), 9-14, 2011-11-22, デザインガイア 2011, Nov. (2011)
96. ◇中島康彦: ”高性能・低電力・高信頼を全部満たす次世代コンピュータはこんな姿?”, けいはんな情報通信研究フェア 2011, Nov. (2011)
97. ◇中島康彦: ”汎用プロセッサと相性の良い演算器アレイ型アクセラレータの構想”, ICD 第 3 回アクセラレーション技術発表討論会, テーマ : アクセラレータ技術の展開を目指して, Sep. (2011)
98. ・笛川幸宏, 姚駿, 中田尚, 中島康彦: ”演算器の適応的冗長化による高効率 DVS 方式の提案”, 信学技報, vol.111, no.164, DC2011-15, pp.1-6, Jul. (2011)
99. ・下岡俊介, 吉村和浩, 中田尚, 中島康彦: ”演算器アレイ型アクセラレータにおけるローカルバッファの最適化”, 研究報告計算機アーキテクチャ (ARC) ,2011-ARC-196(18), pp.1-6, Jul. (2011)
100. ・大上俊, 吉村和浩, 姚駿, 中田尚, 中島康彦: ”演算器アレイにおける高信頼化命令写像手法”, 研究報告計算機アーキテクチャ (ARC) ,2011-ARC-196(19), pp.1-7, Jul. (2011)
101. ♦ Naveen Devisetti, Takuya Iwakami, Kazuhiro Yoshimura, Takashi Nakada, Jun Yao, Yasuhiko Nakashima: ”LAPP: A Low Power Array Accelerator with Binary Compatibility”, HPPAC2011, pp.849-857, May. (2011)
102. ♦岩上拓矢, 吉村和浩, 中田尚, 中島康彦: ”仮想化機構による演算器アレイ型アクセラレータの効率化”, 先進的計算基盤システムシンポジウム SACSIS2011 論文集, pp.136-143, May. (2011)
103. ♦森浩大, 大上俊, 下岡俊介, 吉村和浩, 中田尚, 中島康彦: ”演算器アレイ型アクセラレータのための命令変換手法”, 先進的計算基盤システムシンポジウム SACSIS2011 論文集 (ポスター), 11-608, pp.207-208, May. (2011)
104. ・YAO Jun, Yasuhiko NAKASHIMA: ”EReLA: Exploiting Efficiency of Redundant Executions on an FU array”, 情報処理学会研究報告, Vol.2011-ARC-194(9), pp.1-5, Mar. (2011)
105. ♦Kazuhiro YOSHIMURA, Takuya IWAKAMI, Takashi NAKADA, Jun YAO, Hajime SHIMADA and Yasuhiko NAKASHIMA: ”An Instruction Mapping Scheme for FU Array Accelerator”, IEICE Trans. on Information and Systems, Vol.E94-D, No.2, pp.286-297, Feb. (2011)
106. ◇中島康彦: ”プログラムモデルを維持しつつ大幅な高性能・低電力化を可能とするプロセッサアーキテクチャ”, 第 18 回 <けいはんな>新産業創出交流センターシーズフォーラム, Jan. (2011)
107. ・【電子情報通信学会集積回路研究会優秀若手研究ポスター賞】大上俊, 岩上拓矢, 吉村和浩, 中田尚, 中島康彦: ”アレイ型アクセラレータにおける演算器間ネットワークの設計”, 集積回路研究会 (ICD), Dec. (2010)
108. ・下岡俊介, 岩上拓矢, 吉村和浩, 中田尚, 中島康彦: ”演算器アレイ型アクセラレータにおけるメモリアクセス機構の設計”, 集積回路研究会 (ICD), Dec. (2010)
109. ・岩上拓矢, 吉村和浩, 森浩大, 中田尚, 中島康彦: ”演算器アレイを拡張する細粒度時分割機構”, 集積回路研究会 (ICD), Dec. (2010)
110. ・森浩大, 岩上拓矢, 吉村和浩, 中田尚, 中島康彦: ”演算器アレイ型アクセラレータのための命令変換手法の検討”, SWoPP2010(Vol.2010-ARC-190 No.26 2010/8/4), pp.1-6, Aug. (2010)
111. ♦岩上拓矢, 吉村和浩, 上利宗久, 中田尚, 中島康彦: ”プログラマビリティを備える低電力アクセラレータの提案と評価”, 先進的計算基盤システムシンポジウム SACSIS2010 論文集 (poster), May. (2010)
112. ♦Takuya Iwakami, Munehisa Agari, Kazuhiro Yoshimura, Takashi Nakada, Yasuhiko Nakashima: ”Area Optimization of FU Array in Low-Power Accelerators”, IEEE Symposium on Low-Power and High-Speed Chips 2010 (poster), Apr. (2010)
113. ・吉村和浩, 上利宗久, 中田尚, 中島康彦: ”演算器アレイ型プロセッサのための命令スケジューラの設計と評価”, 信学技報, Vol.109, No.474, pp.511-516, Mar. (2010)
114. ♦ Kazuhiro Yoshimura, Takashi Nakada, Yasuhiko Nakashima, Toshiaki Kitamura: ”An Energy Efficient SMT Processor with Heterogeneous Instruction Set Architectures”, IASTED Int'l Conf. on Parallel and Distributed Computing and Networks (PDCN2010), pp.201-209, Feb. (2010)
115. ・中田尚, 中島康彦: ”線形アレイ VLIW プロセッサにおける適応性検討”, 情報処理学会研究報告,

- Vol.2009-ARC-186, No.10, HOKKE-17, pp.1-9, Nov. (2009)
116. ・【情報処理学会関西支部大会学生奨励賞】上利宗久, 中田尚, 中島康彦: ”線形アレイ型 VLIW プロセッサの面積効率評価”, 平成 21 年度情報処理学会関西支部大会講演論文集, A-03, Sep. (2009)
117. ◇中島康彦: ”グリーンコンピューターへの道～計算の低消費電力化～”, 関西学研都市 6 大市民講座, Oct. (2009)
118. ◆中田尚, 片岡晶人, 中島康彦: ”VLIW 型命令キューを持つスーパースカラプロセッサの命令スケジューリング機構”, 情報処理学会論文誌コンピューティングシステム, ACS26, Vol.2, No.2, pp.48-62, Jul. (2009)
119. ◆中田尚, 上利宗久, 中島康彦: ”画像処理向け線形アレイ VLIW プロセッサ”, 先進的計算基盤システムシンポジウム SACSIS2009 論文集, pp.293-300, May. (2009)
120. ◆ Munehisa Agari, Takashi Nakada, Yasuhiko Nakashima: ”A Linear Array VLIW Processor for Image Processing”, IEEE Symposium on Low-Power and High-Speed Chips 2009 (poster), p.153, Apr. (2009)
121. ◆ Kazuhiro Yoshimura, Takashi Nakada and Yasuhiko Nakashima: ”An Instruction Decomposition Method for Reconfigurable Decoders”, IEEE International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA2009 post proceeding), Mar. (2009)
122. ◇中島康彦: ”脱マルチコアの試み ～ヘテロ SMT 型 VLIW とリニアアレイ型 VLIW ～”, 情報処理学会ものづくり基盤コンピューティングシステム研究会招待講演, Mar. (2009)
123. ◇中島康彦: ”3-wa-y から 9-N-wa-y に至る最近の VLIW 研究紹介”, 電子情報通信学会コンピュータシステム研究会招待講演, CPSY, Vol.2008 No.43-52, pp.31-36, Dec. (2008)
124. ・上利宗久, 中田尚, 中島康彦: ”N 倍速を目指す VLIW プロセッサの構想”, IPSJ SIG Technical Report, 2008-ARC-180, pp21-24, Oct. (2008)
1. ・中島康彦, 舟井遼太朗: ”CGRA による演算ユニット”, 特願 2021-209979 (2021.12.23)
 2. ・中島康彦: ”データ処理装置”, PCT/JP2020/025123 特願 2021-527755 (2021.11.9)
 3. ・中島康彦, 高前田伸也: ”データ処理装置(メモリ内蔵アクセラレータの構成方法)”, 中国 ZL201680019602 (2020.12.11)
 4. ・中島康彦: ”データ処理装置(高効率アクセラレータ構成方法)”, PCT/JP2020/025123 (2020.6.26)
 5. ・中島康彦: ”データ処理装置(高効率アクセラレータ構成方法)”, 特願 2019-517698 (2019.9.19)
 6. ・Yasuhiko Nakashima, Shinya Takamaeda: ”Data processing Device”, United States Patent 10,275,392 (2019.4.30)
 7. ・中島康彦: ”データ処理装置(NCHIP 制御方法)”, 特願 2019-121853 (2019.6.28)
 8. ・Yasuhiko Nakashima, Takashi Nakada: ”Data processing Device for Performing a Plurality of Calculation Processes in Parallel”, European Patent Application No.09820420.9 (H31.1.18)
 9. ・中島康彦: ”データ処理装置(高効率アクセラレータ構成方法)”, PCT/JP2018/018169 (H30.5.10)
 10. ・中島康彦: ”データ処理装置(高効率アクセラレータ構成方法)”, 特願 2017-96061 (H29.5.12)
 11. ・Jun Yao, Yasuhiko Nakashima, Tao Wang, Wei Zhang, Zuqi Liu, Shuzhan Bi: ”METHOD FOR ACCESSING MEMORY OF MULTI-CORE SYSTEM, RELATED APPARATUS, SYSTEM, AND STORAGE MEDIUM”, PCT/CN2017/083523 (2017.5.8)
 12. ・中島康彦, 高前田伸也: ”データ処理装置(メモリ内蔵アクセラレータの構成方法)”, PCT/JP2016/061302 (H28.4.6)
 13. ・中島康彦, 高前田伸也: ”データ処理装置(メモリ内蔵アクセラレータの構成方法)”, 特願 2015-079552 (H27.4.8)
 14. ・中島康彦, 姚駿: ”データ供給装置及びデータ処理装置”, PCT/JP2013/057503 (H25.3.15)
 15. ・中島康彦, 姚駿: ”データ供給装置及びデータ処理装置”, 特願 2012-061110 (H24.3.16)
 16. ・中島康彦, 中田尚: ”データ処理装置”, PCT/JP2009/005306 (H21.10.13)
 17. ・中田尚, 中島康彦: ”データ処理装置”, 特願 2009-150788 (H21.6.25)
 18. ・中島康彦, 中田尚: ”データ処理装置”, 特願 2008-265312 (H20.10.14)

Appendix B

Q&A

B.1 Overview

B.1.1 What is CGRA

Let's buy and read the book: OHM University Text Computer Architecture, ISBN:978-4-274-21253-6

B.1.2 Is EMAX6 different from IMAX?

There is no difference. Since the number increases and it is difficult to understand, I just call it IMAX.

B.1.3 Is it really fast

IMAX (at 150 MHz) is still much faster than that of Jetson TX2 (at GPU 1.3 GHz)

B.2 How to use as a programmer

B.2.1 I can't compile my program at all

1. The mapping position can be fixed by specifying AR [row] [col] or BR [row] [col] [reg] as the destination variable of exe () or mop (). If you use any other variables, the compiler will allocate a free arithmetic unit.
2. In the first stage, operations for multiple loop control are mapped, so all four columns cannot be used for exe () .
3. When the compilation is completed normally, the function mapping status to the arithmetic unit can be confirmed in tgif xxx.obj.
4. If the cause of the inability to compile is a shortage of propagation registers, consider how to save by looking at the mapping of the correct result.
5. Up to two mop (LD) can be placed in the logical unit. Write the first LD result in BR [1] and the second LD result in BR [0].
6. At most one mo4 (LDRQ) can be placed in a logical unit. BR [3]-[0] stores 64bit x 4 data.

B.2.2 The program I wrote does not work at all

If you don't tell me exactly where you move and where you don't, you will not hear. The following possibilities are available. Wash your face and start again.

1. The power of ZCU102 is not turned on.
2. ZCU102 is hung. Turn on the power again.

3. The power supply of VU440 is not turned on.
4. The correct bin is not written in VU440.
5. Aurora physical layer between VU440 is not linked up. Press each reset button.
6. The upper layer of aurora between VU440 is not reset. Press each reset button.
7. The number of IMAX stages (EMAX_DEPTH) expected by the compiler (conv-c2c) does not match the number of stages (8, 16, or 64) of the configuration written to the FPGA.
8. Missing compile-time error.
9. The loop counter (for (INIT0 = 1, LOOP0 = loop, dmy = 0; LOOP0-; INIT0 = 0)) is wrong.
10. The hardware is hung. Refer to the next section and go to a person who understands the hardware with a souvenir to consult.

B.2.3 The execution result of the program I wrote is strange

1. In the case of floating-point arithmetic, an arithmetic error may occur.
2. If the head address of LMM does not change, IMAX judges that it is reusable and does not load it from main memory. When writing values to LMM from an input device such as a camera, set force = 1 in mop(force) to load from main memory every time.
3. The correctness of the algorithm in the IMAX description part can be confirmed in the emax6nc mode (No-CGRA mode: execute the operation with a normal C compiler, check exe() and mop() as function calls). If it runs as a normal C program, so you can use printf() or a normal debugger.
4. If the debugging described in the previous section has been completed, problems when executing with the IMAX compiler are often caused by errors in data transfer information between main memory in mop().
5. If the destination variable and the first source variable are the same in exe(), it is regarded as a self-loop operation such as accumulation. If the destination variable in the previous line is also the same, emax6nc mode uses the result of the previous line for the value of the first source variable, but IMAX uses its own operation result for the value of the first source variable. The results do not match.

B.3 How to use as hardware designer

B.3.1 Hard doesn't seem to work

The following possibilities are available. Check every corner.

1. The flush memory of VU440 is broken. Write again using PlayerPro.
2. The interface board has come off. Let reconnect it correctly.
3. IMAX core frequency and C2C frequency to be set to VU440 are wrong. Set correctly using PlayerPro.
4. There is a bug in the logic design. Debug using Modelsim or Chipscope.
5. A timing error has occurred. Try lowering the frequency.

B.3.2 I would like to add an arithmetic function

You can add it by the following procedure.

1. Add a function to the compiler (conv-c2c).
2. Add functions to simulator (csim).
3. Create a test program and check the operation on csim.
4. Add functions to Verilog description.

5. Run the test program on csim and generate test bench with converter.
6. Verify Verilog using Modelsim and test bench.
7. Perform synthesis placement and routing in Vivado.
8. Write to FPGA using PlayerPro.
9. Compile the test program on the actual machine and check the operation.

B.3.3 機能追加後の csim の調べ方

1. 普通に実行する

```
% ../../src/csim/csim -x test022-csim.emax6+dma
```

```
Monitor-000:00000000_00400000 00014190 IPC=0.296 R0B=0:2 0:1 0:1 0:1
000:PIO RD adr=00000000 data=0000000000000000_0000000000000000_0000000000000000_0000000000000000
000:PIO RD adr=00000000 data=0000000000000000_0000000000000000_0000000000000000_0000000000000000
ここで何も表示されなくなる
```

2. Monitor-000:00000000_00400000 が実行命令数を表示しているので、これを使って、ARM トレースを表示させる

```
% ../../src/csim/csim -x -b400000 test022-csim.emax6+dma | egrep "RT"
```

-b400000 は、400000 命令以降の ARM トレースを表示するという意味。

"RT" は、ARM スーパスカラパイプラインのリタイア情報のみ選択

```
000:RT 00000000_00403d33 00014160 * [cond=e:upd=0] fmov :V23<-00000000_00000000_00000000_3f
000:RT 00000000_00403d34 00014164 * [cond=e:upd=0] fmov :V21<-00000000_00000000_00000000_3f
000:RT 00000000_00403d35 00014168 * [cond=e:upd=1] sub :R36<-00000000_00000002
000:RT 00000000_00403d36 0001416c * [cond=d:upd=0] b
000:RT 00000000_00403d37 00014170 * [cond=e:upd=0] mov :R02<-00000000_00000000
ここで何も表示されなくなる
```

3. 正確な実行命令数が 00000000_00403d37 であることがわかったので、次は全情報を表示

```
% ../../src/csim/csim -b403d36 -x test022-csim.emax6+dma | less
```

```
c00:RB 14[t0:2] 15[t0:4] 16[t0:1] 0[t0:1] 1[t0:1] 2[t0:1] 3[t0:1] 4[t0:4] 5[t0:1] 6[t0:1] 7[t
000:PIO RD adr=00000000 data=0000000000000000_0000000000000000_0000000000000000_000000000000ffff
000:AXIIF->IORQ RD opcd=10 adr=80000000 data=0000000000000000_000000000000ffff
c00:RB 14[t0:2] 15[t0:4] 16[t0:1] 0[t0:1] 1[t0:1] 2[t0:1] 3[t0:1] 4[t0:4] 5[t0:1] 6[t0:1] 7[t
c00:RB 14[t0:2] 15[t0:4] 16[t0:1] 0[t0:1] 1[t0:1] 2[t0:1] 3[t0:1] 4[t0:4] 5[t0:1] 6[t0:1] 7[t
以後、同じメッセージが続く。
```

c00: は ARM のコア番号, 000: はスレッド番号

なお、csim の構成は、起動時にわかる。

コア 01, 02, 03 はすることがないので停止している。

```
ARM+EMAX6 Simulator Version 1.67 2021/06/14 03:53:22 nakashim Exp nakashim $
MAXTHR = 16 ... 全スレッド数
```

```

MAXCORE    = 4                                … コア数
THR/CORE   = 4.000000 (should be integer)     … コアあたりのスレッド数
ROBSIZE    = 16 (actives are CORE_ROBSIZE-1)  … リオーダバッファサイズ
LINESIZE   = 64B                               … キャッシュラインサイズ
I1SIZE     = 16384B (4way delay=16)           … I1 キャッシュパラメタ
D1SIZE     = 16384B (4way delay=16)           … D1 キャッシュパラメタ
L2SIZE     = 131072B (4way dirdl=50, cc=100, mm=150)
MAXL1BK   = 8                                … L1 キャッシュバンク数
MAXL2BK   = 8                                … L2 キャッシュバンク数
MAXMMBK   = 4                                … 主記憶バンク数
memspace   = 00000000-4fffffff
arm_hdr    = 00001000-
arm_param  = 00001080-
aloclimit = -4dfffff00
stack/thr  = 00010000
stackinit  = -4dfffff00

```

4. AXIIF に、READ/PIO adr=80000000 が出力されてることがわかる。IMAX が存在しない I/O 空間なので、当然ハングする(実機と同じといえれば同じ)。

という具合に調べると、何がおこっているかがわかる。

B.4 How to use as business

B.4.1 I want a set of design data and tools

1. If you consult with the university-industry coordination department, you may be able to pay for it.
2. If you enter the doctoral program and belong to the IMAX group, you can access all information. However, you cannot take it home unless you write a paper and present it.