Some Classical Mathematical Results
Relared to the Problems of the
Firmware/Hardware Interface

T. C. Wesselkamper

Virginia Polytechnic Institute and State University

Abstract

The paper reviews the Shannon and Reed-Muller Decomposition Theorems and notes the relationship of the former to machine instruction set. It hypothesizes an instruction set based on Galois field operations and applies the divided difference methods of Newton to the automatic generation of a polynomial representation of an arbitrary function of an instruction of the fields of F(16) and GF(16). An extension of the methods to the representation of functions by rational forms is suggested.

i Background

If in 1975 one surveys instruction sets for digital computers of the present and past one finds a gream similarity. A typical recent example is the Weisbecker machine [1]. In an excellent paper Toe Weisbecker "describes a simplified microcomputer architecture that offers maximum flexibility an minimum cost." [1, p. 41] We are

told: The ALU is an 8-bit (ogin nerwork for performing binary subtract; logical land; or'; and lexclusive or' on two 8-bit operands: One operand is the bus byre and the other is contained in the O register. The D register can also be shifted right one bit position. Add; subtract; and shift operations sen a one bit overflow register... which can be tested by a branch instruction." [1, p. 43]

No arremph is made to explain this choice of functions. They provide a typical example of the operations provided by designers.

The second recent example is a description of HALL [2]; an assembler fevel fanguage for the HYRMAN hardware simulator [3]. The HALL machine possesses nine arithmetic functions (binary and decimal addition and subtraction, land; for'; textusive or'; left shift and right shift) and fourteen status instructions. These are given in Table I, below; (In should be noted than HALL does decimal arithmeria in a fashion analogous to the old IBM 1620 on to the S/360-370 "packed decimal" arithmetic.)

The work reported herein was supported in part by National Science Foundation Grant No. DCR74-181081 Than these designs have non varied significantly in thirty years may be seen by comparing them to the instructions proposed by John von Neumann for the EDVAC machine in 1945 [4]. See Table II, below: This in spite of the dual facts than electronics can support much more varied design and than the class of problems to which computers have come to be applied is far wider than was envisioned when the first computers were designed for numeric work.

Cerrain characteristics may be noted as common to the instruction sets of all current machines:

- all provide arithmetic functions (addition; subtraction, multiplication)
 modulo 2 or 2 = 1, where 0 is the word
 size in birs of the machine;
- ail provide bir-wise flogic operations (conjunction, disjunction, non-equivatence):

The first of these characteristics, modulo arithmetic, is related to the fact that digital computers are traditionally regarded by designers as machines upon which to perform numeric calcularions. The second is probably related to the relationship between machine instruction sets and the discipline of circuit design.

The seminal paper in the field of circuit design was written by Claude Shannon as a graduate student at MIT in 1938 [5]. Therein he shows that if E(2) denotes the space (0, 1) and if, for some natural number n., if is a function is E (2) > E(2), then if may be represented in the form:

$\frac{E(x_1, x_2, \dots, x_n) - E(x_1, x_2, \dots, x_n)}{E(x_1, x_2, \dots, x_n)} = \frac{E(x_1, x_2, \dots, x_n)}{E(x_1, x_1, \dots, x_n)} = \frac{E(x_1, x_2, \dots, x_n)}{E(x_1, x_1, \dots, x_n)} = \frac{E(x_1, x_1, \dots, x_n)}{E(x_1, \dots, x_n)} = \frac{E(x_1, \dots, x_n)}{E(x$

where for all g (i s g s n) k* is either k u

or k, the generalized summation sign represents
disjunction, and the implied multiplication is
conjunction.


The goys and sorrows of working with the disjunctive normal representation of a function are well known, as is the fact that a representation to the form (i) is not unique:

The above result follows immediately from the theorem which has come to be called the Shannon Decomposition Theorem, namely, if it is defined as above then there are two functions y: $\mathbb{E}^{n-1}(2) \cdot \mathbb{E}(2)$ and has $\mathbb{E}^{n-1}(2) \cdot \mathbb{E}(2)$

<u><u><u>x</u>, h(x₁, ..., x_n 1) t</u></u>

factor results have dominated the area of circuit design for the whole history.

Another decomposition theorem was published in 1954 by Reed [6] and Muller [7], which has come to be called the Reed-Muller Decomposition Theorem. Reed proves than til fi is again defined as above and if Θ denotes non-equivalence (exclusive-or), then there exist functions go $\mathbb{R}^{n-1}(2) \rightarrow \mathbb{R}(2)$ and horemore $\mathbb{R}^{n-1}(2) \rightarrow \mathbb{R}(2)$, such that



Seldom noted is the fact than Reed explicitly refers to deriving the formula using classic difference methods; that the method depends upon the fact that E(2) under the operations of non-equivalence and conjunction forms a field with two elements. Reed notes than the method may be generalized to any finite field.

There are two striking differences between the Ghannon theorem and the Reed-Muller theorem:

- 6. Shannon Decomposition uses the fogical operations; Reed-Mniler Decomposition uses two field operations;
- 2.) Shannon Decomposition may be generalized to a space of arbitrarily many elements; but the number of operators required fucreases finearly with the size of the space; Reed-Muller Decomposition may be generalized to a space of k=p4 elements, where p is a prime and p is a natural number; and the number of operators required remains two.

it is with a generalization of Reed's and Muller's work to instruction sers than we are concerned in this paper:

II. An Environment

We assume a hypothetical machine M of fixed word size W; not necessarily binary-based but at feast p-based where p is a prime. We assume that the instruction set of M includes addition and multiplication over the field $GF(p^M)$, the field of k = p^M elements. Let $E(k) = \{0,1,\dots,k-1\}$. We assume that the Machine M is to be used to evaluate functions of the form $F: F^M(k) \to F(k)$ for natural numbers b.

The question which concerns us is: given this machine M; how would you program for ir? (A first answer probably should be: slowly and with much pain.) By "program" we mean the process of firmware/hardware interface to provide a user with an instruction sen which is useable; familiar, somehow pleasant.

The main point of this paper is that if the bardware is as assumed above, the process of firmware/hardware interface can itself be auto-

Something needs to be said, before we proceed, about the reasonableness of the above hypothetical environment. Except for certain experimental machines, digital computers have been binary. Cernary machines have been discussed an length, ternary circuits have been designed, but have always been prohibitively expensive to implement. Recently Mouftah and Hordan an Laval [8] and Eriemble and Esrael an Paris VI [9] have built ternary fogic devices using off-the-shelf chips. In the fight of this in does not now appear than

ternary (rand even quinary) machines can be as easily dismissed as unrealistic. Further, circuits for Galvis addition and multiplication have been designed and implemented for many years (10,11,12) fost unrealistic is our limitation of the problem domain of concern to problems of function evaluation. This stems from the problems of funcarnating primitives for, say, string processing and fish processing into hardware.

III. Mathematical Results

Throughout this section and the section which follows we use the and implied multiplication to denote addition and multiplication over a field cropy). We denote addition and multiplication of integers modulo k by x+y(mod k) and x-y(mod k) respectively. Subtraction and division are over Cropy).

The first two results concern the representation of a function as a polynomial over a finite

If (: E(k) & E(k) is a one-place function, then there is a polynomial in one indererminate which defines f, specifically:

<u>This representation is unique.</u>

ii go Eir E(k) is a two-place function, ther there is a polynomial in two indeterminates which defines go specifically:

This representation is unique.

filess results immediately generalize to u-place functions. The uniqueness of the representation is a radical departure from the situation in the case of the representation of a function in disjunctive form. However the uniqueness gained is useless unless there is an effective computational means to calculate the coefficients a land

The computational means is provided by the divided difference methods of Newton [13]. In the usual works on finite difference methods [14,15] the methods are developed for the real or rational fields; but the modification of the rechniques to finite fields is direct.

Firstly, we give the formulae for the representation of one-place functions: Let x.x...x...

o 1 k-1
be any permutation of the elements of E(k). Define
a difference operator as follows:

$$\begin{array}{c|c}
 & \xrightarrow{x_j - x_{j+1}} \\
 & \xrightarrow{x_j - x_{j+1}}
\end{array}$$

This difference operator is easily implemented as a recursive procedure. Newton's Theorem is: $\frac{k-1}{f(x)} = \frac{k-1}{f(x)} + \sum_{j=1}^{n} \frac{1}{x^{j}} \frac{1}{x^{j}}$

the polynomial must be expanded to obtain the form of (2) above:

Provided than the recursive procedures for evaluating D and D are provided with a remembrance of the values already calculated, the method above is simple and computationally effective. In the forms (5) and (7) the representation of the function depends upon the particular permutation of the function depends upon the particular permutation of the fine elements we and by thosen. When the polynomials are multiplied but to obtain the forms (2) and (3), the resulting polynomial is unique.

IV. Implementation

A Galois field GF(pt) is a vector space of dimension gover the field GF(p), which coincides exactly with the ring of integers modulo p. Addition of the elements of GF(pt) is component-wise. In order to define multiplication in is necessary to choose a polynomial P(x) of degree g which is irreducible over GF(pt). Two elements of GF(pt) are multiplied as if the coordinates were coefficients of polynomials, the result being reduced modulo P(x).

In general there is a wide variety of choice for the polynomial P(x). The professional algebraism assures us than all of the fields resulting from different choices of P(x) are isomorphic. Isomorphism appears to be cotally unrelated to simplicity of implementation. Different choices of the polynomial P(x) can have a great effect on the complexity of the implementing circuitry. Complete tables of polynomials irreducible over GF(2) for orders to it are in [if]. Complete tables of polynomials irreducible over GF(3) for orders to it are in [if]. The most complete tables for GF(5) and GF(7) (to orders 5 and 4, respectively) are in [i8].

The table below contains some information about the results of the application of the merhods outlined herein to two situations. The polynomials corresponding to six functions were evaluated for the field GF(9). The table below presents the results. The column "UN" refers to the unnormalized form of the polynomial generated ((5) on (7) above); the column "N" refers to the normalized polynomial ((2) on (3) above); The threeger shown is the number of non-zero coefficients in the corresponding polynomial. The tast two functions are defined respectively as:

6ignum(x) = x 0, ii x=0; k-1, if (k-1)/2<x<k-1

(That is, the usual association of the high integers with the negative integers.)

(il, if xsy)
Order(x,y) = 0, if x=y)
=1, if ysx

(Here the high integers are again taken to represent negative integers and, in particular, k=1 to represent si.)

GF(16) GF(9)

NH N NH N

K+y(mod k) 124 124 17 18

K*y(mod k) 129 174 17 21

K+y(mod k-1) 134 233 42 69

K*y(mod k-1) 161 206 50 48

Signum(x) 15 5 8 4

Order(x,y) 184 163 57 55

Specifically, in GF(16) we have

<u>ктепит(х) ≡ пах н пах² н пах⁴ н пах⁸ н к¹⁵г</u>

and in GF(9) we have

Signum(x) = 5x1 + 5x1 + 5x1 + x

These values are, at best, depressing for the furure of a direct simple implementation of the merhod to words of 8 on 16 birs.

V. A Future Direction

In the above work we have fimited ourselves by using a polynomial representation of functions. Since in a field of characteristic 2 addition and subtraction coincide and since in a field of characteristic 2, xix ≡ Ex, there would be no point in providing subtraction as a fundamental operation for our hypothetical machine. In may be

profitable to add division to our set of primitive operations.

This may be more precisely formulated in the following way. Given f(x,y), how can one find polynomials P(x,y) and Q(x,y) such that the following conditions all hold:

- . the degree of P(x,y) is strictly less than the degree of Q(x,y);
- 2. the degree of O(x,y) is strictly less
- product of irreducible factors (and thence never 0):

4.1 f(x,y) = P(x,y)/O(x,y)

It may be that this modification will render the Galois field primitives a viable instruction sen for incorporation into hardware.

incorporation into hardware.

In addition to this, the work reported at micro-7 by Louise Jones [19] concerning sets of control primitives needs to be extended so that suitable control primitives can be linked to the state modifying primitives discussed in this paper.

VI. Summary

This paper is concerned with a possible alternative to the usual choices of primitive machine instructions. We began the paper by noting the similarity between current machine-level instruction sets and the mechanism of the Shannon Decomposition Theorem. We showed that if one notes that Reed-Muller Decomposition is generalized by work of Newton one may produce another sort of instruction set: one which uses Galois field addition and multiplication to evaluate each function. There are three theoretical advantages to this:

- i.) each function is evaluated by a unique polynomial:
- polynomial may be generated automatically;
- a polynomial in m indeterminates

 may be efficiently evaluated by an
 n stack architecture.

Empirical evaluation of some functions revealed two disadvantages:

- the time-space requirements for the program which produces the polynomials are farce;
- the polynomials which correspond
 to some familiar machine operations
 (ones-complement addition and multiplication, twos-complement addition
 and multiplication, ordering) have a
 large number of non-zero terms (which
 implies than execution would be slow).

The first defect is less serious. It is possible that the second defect can be overcome in the Galois field framework by including division as a primitive operation. A mathematical theory of the representation of functions as rational forms

over a Galois field has not been developed and in the theory is developed it may not support the automatic generation of the evaluating rational form.

It appears that the practical disadvantages outweigh the theoretical advantages, at least in the context of present technology. Were this to change, it would not be a unique event in the history of computer development.

Bibliography

- i. Joe Weisbecker, "A Simplified Microcomputer Architecture", IEEETC (March, 1974) pp. 41-7.
- 2. R. H. Evans, L. H. Moffett, R. E. Merwin,
 "Design of Assembly Level Language for
 Horizontal Encoded Microprogrammed Control
 Unit", Micro-7 Preprints (September, 1974)
 pp. 217-2242
- 5. A. J. Nichols, III, "A Microprogramming Framework for Experimental Machine Design", SIGMICRO Newsletter, (July, 1971) pp. 17-21.
- 4. Donald E. Knurh, "Yon Neumann's Firsh Computer Frogram", Computing Surveys, (December, 1970), pp. 247-60.
- 5. Claude E. Shannon, "A Symbolic Analysis of Relay and Switching Circuits", <u>Trans. Am.</u> Inst. Elec. Eng. 57 (1938), pp. 713-23.
- o. Trving S. Reed, "A Class of Multiple-errorcorrecting codes and the Decoding Scheme", Frans, TRE = Info, Theory PGTT-4 (Seprember, 1954), pp. 38-49.
- L. B. E. Muller, "Application of Boolean Algebra
 to Switching Circuit Design and to Error
 Correction", IRE Trans. F Elec. Comp. EC-3.
 No. 3 (September, 1954), pp. 6-12.
- 6. H. T. Moufrah and L. B. Gordan, "A Design Technique for an Integrable Ternary Arithmetic Unit", Proc. 1975 Int. Symp on Multiplevalued Logic, (Bloomingron, Endiana, May, 1975), pp. 359-372.
- 9. D. Eriemble and M. Israel, "Implementation of a Complete Ternary Algebra - Application to Ternary Flip-Flop", Proc. 1975 Int. Symp. on Multiple-valued Logic, (Bloomington, Indiana, May, 1975), pp. 316-329.
- Galois Logic Studies (ARCRL-72-0109) (Bedford,
 Mass.: Air Force Cambridge Research Laboratories, 1972).
- Galois Polynomial Generation (PX-7703)

 (St. Pauli Sperry Rand-Univac, 1972)
- B. A. Christensen, Notes on Galois Logic

 Design (PX-10452) (Sr. Paul: Sperry Rand-

- isaac Newton, "Approaches to a General Theory
 of Finite Differences" [1675-6] in D. C.
 Whiteside (editor), The Mathematical Papers D
 of Esaac Newton, vol. 4, (Cambridge, The
 University Press, 1971), pp. 14-73.
- Charles Jordan, Calculus of Finite Differences, (New Mork, Cheisea Publishing Company, 1947)
- L. M. Milne-Thomson, The Calculus of Finite
 Differences, (London, Macmillan and Co.,
 1933)
- (New York, John Wiley and Sons, 1961),
- T. David P. Wolff, Trreducible Polynomials
 over GF(3), unpublished M.S. project,
 Virginia Polytechnic Institute and Stare
 University, (June, 1975) pp. 25-57.
- Randolph Church, "Tables of Erreducible
 Polynomials for the First Four Prime Moduli",
 Annals of Math. 66, no. (January, 1935),
 pp. 198-209.
- Louise H. Jones, "Microinstruction Sequencing for Structured Programming", Micro-7 Preprints (September, 1974), pp. 077-89.

Mnemonia Arithmetic Unit	fable in re-Operations f	Code (nex
NO	No operation	9
<u>+10</u>	Binary addition X + Y	<u>ů</u>
<u>-6</u>	Binary subtraction $X - Y$	2
<u>₩</u>	Decimal addition X + Y	Ĝ
## ## ## ## ## ## ## ## ## ## ## ## ##	Decimal subtraction X - Y	ģ 5 6 7 8
AN	And X Y	6
OR	<u>Oπ 🛣 🗓</u>	6
EX.	Exclusive or X Y	Ž
	Shift à teft one bit	8
SR	Shift W right one bit	9
Status Units	Seù biù to O	
BITI	Sen bit to b	ñ
TBIT	Invert bit	2
DIGO	6en digin to 0	2
DIGI	Sen digin to b	
IDIG	invert digit	
NOOF	Mo action	5 7
BZHO	Sen bin 2 = 04	
BZIO		6

BZLO	Sei bii A = O	9
DZIO	<u>Gen digin Z = O</u>	À
IBZ0	Invert bit Z = 0	ïB
BZHD BZLD	6en bin û 🖸 🗗 🗗 🗪 🕶	d
BZLD	<u>6eù biù 0 ≺ A ≺ 9</u>	ũ
DZID	<u>6en digin 0 < 7 < 9</u>	F
	* - -	

<u>ு Seu biu to ம் ம் 2 ≃ 0</u> ඎ Seu biu to ம் ம் 6 ம் a digit, ம்.e., ம்s a momber between O and 9.

[2, p. 224]

	1 17 61 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
	rie ii The instruction Sew Proposed for the EDVAC	
Instructions consis	t of Karithmetic instruction> <variation> .</variation>	
They operated on registers I, J, and A.		
Arithmetic Instructions		
di)	Seu A M Ji m J.	
63	Set A + I = I.	
· ·	<u>Seu A → A → Li x J (rounded)</u>	
DV	Set A & II/J (rounded)	
60	Set A N / I (rounded)	
西	Setu A 😙 II	
di	Setu A 👉 🐧	
ಮ	<u>ử lí A ½ 0, set A ở ữ, tí Á ở Ô, set A ở J.</u>	
DB	Set A & binary equivalent of decimal number i.	
60	Set A & decimal equivalent of binary number ()	
<u>Variations</u>		
н	Do the operation as described above, holding the result in A.	
A	Do the operation as described above, then set जंक है, के क के, के क 🗘	
S	Do the operation as described above, then store the result A into memory location yx and set A + θ.	
F	Do the operation as described above, then store the result into the word immediately following this instruction, set and perform the altered instruction.	
N	Do the operation as described above, then store the result into the word immediarely following this instruction, sen a report of an operation of the sender	

[4, pp. 250-1]