Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

How do I get the AST tree? #4014

Closed
lijiale6224 opened this issue Oct 29, 2023 · 1 comment
Closed

How do I get the AST tree? #4014

lijiale6224 opened this issue Oct 29, 2023 · 1 comment
Labels
pending-verification This issue is pending verification and/or reproduction

Comments

@lijiale6224
Copy link

Version

0.3

On which OS did this happen?

Linux

Reproduction Steps

I want the verilog designed AST parsing tree, not the RTLIL that I get directly.What instructions should I execute?

Expected Behavior

I want the verilog designed AST parsing tree, not the RTLIL that I get directly.What instructions should I execute?

Actual Behavior

I want the verilog designed AST parsing tree, not the RTLIL that I get directly.What instructions should I execute?

@lijiale6224 lijiale6224 added the pending-verification This issue is pending verification and/or reproduction label Oct 29, 2023
@lijiale6224
Copy link
Author

yosys> tee -o outputfile.txt read_verilog -dump_ast1 test.v

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
pending-verification This issue is pending verification and/or reproduction
Projects
None yet
Development

No branches or pull requests

1 participant