We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
0.3
Linux
I want the verilog designed AST parsing tree, not the RTLIL that I get directly.What instructions should I execute?
The text was updated successfully, but these errors were encountered:
yosys> tee -o outputfile.txt read_verilog -dump_ast1 test.v
Sorry, something went wrong.
No branches or pull requests
Version
0.3
On which OS did this happen?
Linux
Reproduction Steps
I want the verilog designed AST parsing tree, not the RTLIL that I get directly.What instructions should I execute?
Expected Behavior
I want the verilog designed AST parsing tree, not the RTLIL that I get directly.What instructions should I execute?
Actual Behavior
I want the verilog designed AST parsing tree, not the RTLIL that I get directly.What instructions should I execute?
The text was updated successfully, but these errors were encountered: