

**ECE 350**

**Laboratory Project Manual for**

**Real-Time Operating Systems**

Keil MCB1700 Edition

by

Yiqing Huang  
Seyed Majid Zahedi  
Rodolfo Pellizzoni

Electrical and Computer Engineering Department  
University of Waterloo

Waterloo, Ontario, Canada, June 29, 2022

© Y. Huang, S.M. Zahedi and R. Pellizzoni 2020 - 2022

# Contents

<b>List of Tables</b>	<b>ix</b>
<b>List of Figures</b>	<b>xiii</b>
<b>Preface</b>	<b>1</b>
<b>I Lab Administration</b>	<b>1</b>
<b>II Lab Project</b>	<b>7</b>
<b>1 Introduction</b>	<b>8</b>
1.1 Overview . . . . .	8
1.2 Summary of RTX Requirements . . . . .	8
1.2.1 RTX Tasks . . . . .	9
1.2.2 RTX Footprint and Processor Loading . . . . .	10
1.2.3 Error Detection and Recovery . . . . .	10
<b>2 Lab0 Group Sign-up and Introduction to Keil MDK5</b>	<b>11</b>
2.1 Objective . . . . .	11
2.2 Starter Files . . . . .	11
2.3 Pre-Lab . . . . .	12
2.4 Lab Tasks . . . . .	12
2.4.1 Task #1: Group Sign-up . . . . .	12
2.4.2 Task #2: GitLab Account Activation . . . . .	12
2.4.3 Task #3: Install Keil MDK 5 . . . . .	12
2.4.4 Task #4: Create a Hello World Application . . . . .	12

2.4.5	Task #5: Create an Application Linked with a Library . . . . .	13
2.5	Deliverable . . . . .	13
<b>3</b>	<b>Lab1 Memory Management</b>	<b>14</b>
3.1	Objective . . . . .	14
3.2	Starter Files . . . . .	14
3.3	Pre-lab Preparation . . . . .	15
3.4	Lab Project Part A - Kernel Memory Functions . . . . .	15
3.4.1	Overview . . . . .	15
3.4.2	The Memory Map . . . . .	16
3.4.3	Design and Implement Issues . . . . .	19
3.4.4	Implementation Tips . . . . .	22
3.4.5	Specifications of Functions . . . . .	22
3.5	Lab Project Part B - Memory System Calls . . . . .	27
3.5.1	Overwiew . . . . .	27
3.5.2	Specifications of Functions . . . . .	27
3.6	Source Code File Organization and Third-party Testing . . . . .	30
3.6.1	Testing . . . . .	31
3.7	Lab Report . . . . .	32
3.8	Deliverable . . . . .	32
3.8.1	Pre-Lab Deliverables . . . . .	32
3.8.2	Post-Lab Deliverables . . . . .	32
3.9	Marking Rubric . . . . .	33
3.10	Errata . . . . .	34
<b>4</b>	<b>Lab2 Task Management</b>	<b>35</b>
4.1	Objective . . . . .	35
4.2	Starter Files . . . . .	35
4.3	Pre-lab Preparation . . . . .	36
4.4	Lab Project . . . . .	37
4.4.1	Overview . . . . .	37
4.4.2	Data Structures and Algorithm . . . . .	38
4.4.3	Scheduler . . . . .	38
4.4.4	Context Switching . . . . .	40

4.4.5	Macros and User Task Data Structure . . . . .	42
4.4.6	Specifications of Functions . . . . .	44
4.4.7	Required Tasks . . . . .	49
4.5	Source Code File Organization and Third-party Testing . . . . .	51
4.6	Lab Report . . . . .	51
4.7	Deliverables . . . . .	52
4.7.1	Pre-Lab Deliverables . . . . .	52
4.7.2	Post-Lab Deliverables . . . . .	52
4.8	Marking Rubric . . . . .	52
<b>5</b>	<b>Lab3 Inter-task Communications and Console I/O</b>	<b>54</b>
5.1	Starter Files . . . . .	54
5.2	Pre-lab Preparation . . . . .	55
5.3	Lab Project . . . . .	56
5.3.1	Overview . . . . .	56
5.3.2	Data Structures and Algorithm . . . . .	57
5.3.3	Scheduler . . . . .	58
5.3.4	Context Switching . . . . .	59
5.3.5	Interrupt Handler and System Tasks . . . . .	59
5.3.6	Types, Macros and Mssage Header Structure . . . . .	60
5.3.7	Specifications of Functions . . . . .	61
5.3.8	System Console I/O Tasks . . . . .	66
5.3.9	UART0 Interrupt Handler . . . . .	68
5.3.10	User Tasks . . . . .	69
5.4	Source Code File Organization and Third-party Testing . . . . .	70
5.4.1	Lab Report . . . . .	70
5.5	Deliverables . . . . .	70
5.5.1	Pre-Lab Deliverables . . . . .	70
5.5.2	Post-Lab Deliverables . . . . .	71
5.6	Marking Rubric . . . . .	71
5.7	Errata . . . . .	72
<b>6</b>	<b>Lab4</b>	<b>73</b>

### **III Computing Environment and Development Tools Quick Reference Guide**

**74**

<b>7 Keil Software Development Tools</b>	<b>75</b>
7.1 Getting Started with uVision5 IDE . . . . .	75
7.2 Getting Starter Code from the GitHub . . . . .	75
7.3 Start the Keil uVision5 IDE . . . . .	76
7.4 Create a New uVision5 Project . . . . .	76
7.5 Managing Project Components . . . . .	78
7.6 Build the Project Target . . . . .	81
7.6.1 Configure Target Options . . . . .	81
7.6.2 Build the Target . . . . .	83
7.7 Debug the Target . . . . .	84
7.7.1 Debug the Project on Simulator . . . . .	84
7.7.2 Debug the Project on the Board by In-Memory Execution . . . . .	87
7.8 Download to ROM . . . . .	93
7.9 Create a Library Project . . . . .	94
7.9.1 Preparing Directory Structure . . . . .	95
7.9.2 Create a New Library uVision Project . . . . .	95
7.9.3 Managing Library Project Component . . . . .	96
7.9.4 Configure a Library Target Options . . . . .	97
7.9.5 Build the Library Target . . . . .	98
7.10 Create an Application that Links with a Library . . . . .	99
7.11 Create a Multi-Project Workspace . . . . .	100
7.12 Batch Build . . . . .	102
7.13 Using the Library . . . . .	104
<b>8 Programming MCB1700</b>	<b>106</b>
8.1 The Thumb-2 Instruction Set Architecture . . . . .	106
8.2 ARM Architecture Procedure Call Standard (AAPCS) . . . . .	106
8.3 Cortex Microcontroller Software Interface Standard (CMSIS) . . . . .	108
8.3.1 CMSIS files . . . . .	109
8.3.2 Cortex-M Core Peripherals . . . . .	110
8.3.3 System Exceptions . . . . .	110

8.3.4	Intrinsic Functions . . . . .	112
8.3.5	Vendor Peripherals . . . . .	112
8.4	Accessing C Symbols from Assembly . . . . .	113
8.5	SVC Programming: Writing an RTX API Function . . . . .	114
8.5.1	Programming in Assembly Language . . . . .	115
8.5.2	Programming in C with ARM Compiler Keywords . . . . .	116
8.6	UART Programming . . . . .	117
8.7	Timer Programming . . . . .	128
<b>9</b>	<b>Keil MCB1700 Hardware Environment</b>	<b>132</b>
9.1	MCB1700 Board Overview . . . . .	132
9.2	Cortex-M3 Processor . . . . .	132
9.2.1	Registers . . . . .	135
9.2.2	Processor mode and privilege levels . . . . .	136
9.2.3	Stacks . . . . .	137
9.3	Memory Map . . . . .	138
9.4	Exceptions and Interrupts . . . . .	139
9.4.1	Vector Table . . . . .	139
9.4.2	Exception Entry . . . . .	140
9.4.3	EXC_RETURN Value . . . . .	141
9.4.4	Exception Return . . . . .	142
9.5	Data Types . . . . .	142
<b>A</b>	<b>The Debugger Initialization Files</b>	<b>143</b>
<b>B</b>	<b>Forms</b>	<b>144</b>
<b>References</b>		<b>148</b>

# List of Tables

0.1	Project Deliverable Tag Names, Weights and Deadlines. P0 is submitted to a dropbox on LEARN. . . . .	3
0.2	Group Project contribution factor table. Each student's lab grade is their group project grade multiplied by the CF (Contribution Factor). This scheme only applies to groups who need peer reviews. . . . .	4
3.1	Lab Work Contributions Summary. For Hours columns, the unit is in hours and please input non-negative integers. . . . .	32
3.2	Lab1 Marking Rubric . . . . .	33
4.1	Lab Work Contributions Summary. For Hours columns, the unit is in hours and please input non-negative integers. . . . .	51
4.2	Lab2 Marking Rubric . . . . .	53
5.1	Lab Work Contributions Summary. For Hours columns, the unit is in hours and please input non-negative integers. . . . .	70
5.2	Lab3 Marking Rubric . . . . .	71
8.1	Assembler instruction examples . . . . .	107
8.2	Core Registers and AAPCS Usage . . . . .	108
8.3	CMSIS intrinsic functions . . . . .	112
9.1	Summary of processor mode, execution privilege level, and stack use options . . . . .	138
9.2	LPC1768 Memory Map . . . . .	138
9.3	LPC1768 Exception and Interrupt Table . . . . .	139
9.4	EXC_RETURN bit fields . . . . .	141
9.5	EXC_RETURN Values on Cortex-M3 . . . . .	142

# List of Figures

3.1	NXP LPC1768 Memory Map. RAM regions are highlighted. . . . .	16
3.2	Lab2 NXP LPC1768 IRAM1 Memory Execution View. There is a block of free space that is not managed. . . . .	17
3.3	Lab2 NXP LPC1768 IRAM1 SIM Target Memory Map Configuration. .	18
3.4	Lab2 In-memory Execution RAM Target Memory Map Configuration. .	18
3.5	NXP LPC1768 IRAM2 Memory Execution View. . . . .	19
3.6	A Free Block Format . . . . .	20
3.7	A memory map.Figure is not drawn to scale. . . . .	26
3.8	Lab1 Submission Directory Layout . . . . .	33
4.1	Lab2 Three State Transition Diagram . . . . .	39
4.2	Lab2 Submission Directory Layout . . . . .	52
5.1	UART and Host Computer Connection . . . . .	57
5.2	Lab3 State Transition Diagram . . . . .	58
5.3	Structure of a message buffer . . . . .	63
5.4	Message passing among system console I/O tasks, UART interrupt handler and a command handling task communication. . . . .	68
5.5	Lab3 Submission Directory Layout . . . . .	71
7.1	Keil IDE: Create a New Project . . . . .	76
7.2	Keil IDE: Create a New Project . . . . .	77
7.3	Keil IDE: Choose MCU . . . . .	77
7.4	Keil IDE: Manage Run-time Environment . . . . .	77
7.5	Keil IDE: A default new project . . . . .	78
7.6	Keil IDE: Add Group . . . . .	79
7.7	Keil IDE: Updated Project Profile . . . . .	79
7.8	Keil IDE: Add Source File to Source Group . . . . .	80

7.9	Keil IDE: Updated Project Profile . . . . .	80
7.10	Keil IDE: Create New File . . . . .	80
7.11	Keil IDE: Final Project Setting . . . . .	81
7.12	Keil IDE: Target Options Configuration . . . . .	81
7.13	Keil IDE: Target Options Target Tab Configuration . . . . .	82
7.14	Keil IDE: Target Options C/C++ Tab Configuration . . . . .	82
7.15	Keil IDE: Target Options Linker Tab Configuration . . . . .	83
7.16	Keil IDE: Target Options Output Tab Configuration for SIM Target . . . . .	83
7.17	Keil IDE: Build Target . . . . .	84
7.18	Keil IDE: Build Target . . . . .	84
7.19	Keil IDE: Target Options Debug Tab Configuration . . . . .	85
7.20	Keil IDE: Debug Button . . . . .	85
7.21	Keil IDE: Debugging. Enable Serial Window View. . . . .	85
7.22	Keil IDE: Debugging. Both UART0 and UART1 views are enabled on simulator. . . . .	86
7.23	Keil IDE: Debugging. The Run Button. . . . .	86
7.24	Keil IDE: Debugging Output. . . . .	87
7.25	Keil IDE: Manage Project Items Button . . . . .	88
7.26	Keil IDE: Manage Project Items Window. . . . .	88
7.27	Keil IDE: Select HelloWorld RAM Target. . . . .	89
7.28	Keil IDE: Configure Target Options Target Tab for In-memory Execution. . . . .	89
7.29	Keil IDE: RAM Target Asm Configuration. . . . .	90
7.30	Keil IDE: Configure ULINK-ME Hardware Debugger. . . . .	90
7.31	Keil IDE: Flash Download Programming Algorithm Configuration. . . . .	91
7.32	Keil IDE: Target Option Utilities Configuration for RAM Target. . . . .	91
7.33	Keil IDE: Target Options Output Tab Configuration for RAM Target . . . . .	92
7.34	Device Manger COM Ports . . . . .	92
7.35	PuTTY Session for Serial Port Communication . . . . .	92
7.36	PuTTY Serial Port Configuration . . . . .	93
7.37	PuTTY Output . . . . .	93
7.38	Flash Download Reset and Run Setting . . . . .	94
7.39	Keil IDE: Download Target to Flash . . . . .	94
7.40	Directory Structure of a Multi-Project Workspace. The HelloWorld directory layout is omitted. . . . .	95

7.41	Directory Structure of a Multi-Project Workspace. The HelloWorld directory layout is omitted. . . . .	96
7.42	Keil IDE: A Library Project Profile . . . . .	97
7.43	Keil IDE: Target Options Output Tab Library Creation Configuration . . . . .	97
7.44	Keil IDE: Target Options C/C++ Tab Configuration . . . . .	98
7.45	Keil IDE: Build Library Target . . . . .	98
7.46	Keil IDE: HelloWorld Application that uses a Library . . . . .	99
7.47	Keil IDE: Removing source code files from HelloWorld inside the Helloworld-Multi folder . . . . .	99
7.48	Keil IDE: Build Output of HelloWorld Application Linked with a Library	100
7.49	Keil IDE: Create a New Multi-Project Workspace Menu Item . . . . .	100
7.50	Keil IDE: Create a New Multi-Project Workspace Window . . . . .	100
7.51	Keil IDE: Final New Multi-Project Workspace Window . . . . .	101
7.52	Keil IDE: Multi-Project Workspace Explorer . . . . .	101
7.53	Keil IDE: Batch Setup Menu Item . . . . .	102
7.54	Keil IDE: Batch Setup Window . . . . .	103
7.55	Keil IDE: Manage Multi-Project Workspace Button . . . . .	103
7.56	Keil IDE: Batch Build Button . . . . .	103
7.57	Keil IDE: Batch Build Output . . . . .	104
7.58	The main.c code that uses printf . . . . .	105
7.59	Keil IDE: demonstration of printf using simulator . . . . .	105
7.60	Keil IDE: demonstration of printf on board . . . . .	105
8.1	Role of CMSIS . . . . .	109
8.2	CMSIS Organization . . . . .	110
8.3	CMSIS Organization . . . . .	111
8.4	CMSIS NVIC Functions . . . . .	111
8.5	SVC as a Gateway for OS Functions [6] . . . . .	115
9.1	MCB1700 Board Components . . . . .	133
9.2	MCB1700 Board Block Diagram . . . . .	133
9.3	LPC1768 Block Diagram . . . . .	134
9.4	Simplified Cortex-M3 Block Diagram . . . . .	135
9.5	Cortex-M3 Registers . . . . .	136
9.6	Cortex-M3 Operating Mode and Privilege Level . . . . .	137



# Preface

## Who Should Read This Lab Manual?

This lab manual is written for students who will design and implement a small Real-Time Executive (RTX) for Keil MCB1700 board populated with an NXP LPC1768 microcontroller.

## What is in This Lab Manual?

The first purpose of this document is to provide the descriptions and notes for the laboratory project. The second purpose of this document is a quick reference guide of the relevant development tools for completing laboratory projects. This manual is divided into three parts.

Part I describes the lab administration policies.

Part II is the project description. We break the project into the following four laboratory projects.

- P1: Memory Management
- P2: Task Management
- P3: Inter-task Communications and Console I/O
- P4: Real-Time Scheduling

Part III introduces the computing environment and the development tools. It includes a Keil MCB 1700 hardware and software reference guide. The topics are as follows.

- Keil MCB1700 Hardware Environment
- Keil Software Development Tools
- Programming MCB1700

# Acknowledgements

Our project is inspired by the original ECE354 RTX course project created by Professor Paul Dasiewicz. Professor Dasiewicz provided detailed notes and sample code to us. We sincerely thank the following generous donations, without which the lab will not be possible:

- ARM University Program for providing us with lab teaching materials and ARM DS gold edition software licenses.
- ARM University Program for providing us with 50 Keil MCB 1700 boards.
- Intel University Program for providing us with 50 DE1-SoC FPGA boards.
- TerasIC, the manufacturer, for shipping the boards in a timely manner.
- Imperas Software for providing us one evaluation license to experiment with their software tools during the lab development.

We gratefully thank our graduate teaching assistants: Zehan Gao, Ali H. A. Abyaneh, Weitian Xing, and Maizi Liao for their help in developing important parts of the lab and the lab manual. Our gratitude also goes out to Eric Praetzel for his continuous strong support of the IT infrastructure of RTOS lab hardware and the ARM DS software, Rasoul Keshavarzi-Valdani for lending us a DE1-SoC board to experiment with during the initial board selection phase of the lab development. Kim Pope and Reinier Torres Labrada both provided helpful FPGA tips and we gratefully acknowledge their expertise and help.

Finally we owe many thanks to our students who did ECE354, SE350 and ECE350 course projects in the past and provided constructive feedback. The lab projects won't exist without our students.

# **Part I**

## **Lab Administration**

# Lab Administration Policy

## Group Lab Policy

- **Group Size.** All labs are done in groups of *four*. When the class size cannot be evenly divided by four, a couple of groups can have size three. The project deliverables are the same for all groups regardless of group size.
- **Group Sign-up.** Use [LEARN](#) to self-enroll in a group. Late group sign-up is not accepted and will result in losing the entire lab sign-up mark. (See Table 0.1). Grace days do not apply to Group Sign-up. Any student without a lab group after the deadline will be randomly assigned to a lab group. This random assignment will first consider smaller size groups. We encourage students in the same lab section to form groups. If you have a hard time to find a group in your lab section, we allow cross-lab section groups provided that this won't cause any timing conflict with other courses.
- **Leave a Group.** Please choose your lab partners carefully and wisely and work together to prevent group breakup. Leaving a group should be used as the last resort to resolve group dynamic issues. You are allowed to join a new group, but not allowed to quit from the new group again. The code and documentation completed before the group split-up are the intellectual property of each student in the old group.

To quit a group, you need to notify the lab instructor in writing and sign the group split-up form (see the Appendix [B](#)) at least one week before the nearest lab project deadline.

## Project Submission Policy.

- **Project Submissions.** The lab project is divided into four deliverables and the submission is on GitLab. Each submission has a required git tag name. Table 0.1 gives the submission commit tag names, weights, deadlines.
- **Late Submissions** Late submission is accepted within three days after the deadline. Please be advised that late submission is counted in a unit of day rather than hour or minute. An hour late submission is one day late, so does a fifteen

Deliverable	Tag Name	Weight	Due Date
P0 Group Sign-up		2%	23:00 May 10
P1 Memory Management	p1-submit	18%	23:00 May 24
P2 Task Management	p2-submit	30%	23:00 Jun 07
P3 Inter-task Communications and Console I/O	p3-submit	25%	23:00 Jul 01
P4 Real-Time Scheduling	p4-submit	25%	23:00 Jul 19

Table 0.1: Project Deliverable Tag Names, Weights and Deadlines. P0 is submitted to a dropbox on LEARN.

hour late submission. The number of days you are late is computed by the following function of the hours your are late.

```
#include <math.h>

int get_late_days(double late_hours) {
    return (int) (ceil(late_hours/24));
}
```

There are *three grace days*<sup>1</sup> that can be used for late submissions without incurring any penalty. When you use up all your grace days, a 15% per day late penalty will be applied to a late submission. *Submission is not accepted if it is more than three days late.*

## Project Grading Policy

- **Project Grading Procedure.** The first three projects are graded by automated testing framework. The last project is graded by demonstration and automated testing framework. For each deliverable, we publish a small set of testing cases. We require students to pass these testing cases before they submit. If you are not able to pass these testing cases, then your project will be graded manually by spot checking the source code, which usually will result in a very undesirable lab grade.
- **Hardware vs. Simulator.** Submission will be evaluated by executing the code on the board. A 15% penalty will be applied to a submission that can only execute on the simulator, but not on the board.
- **Project Re-grading.** Lab grades are usually released before next scheduled lab session starts. Re-grading usually requires students to come to one of the

---

<sup>1</sup>Grace days are calendar days. Days in weekends are counted.

lab help sessions to speak to the grading TA. Re-grading requests need to be directly submitted through LEARN re-grading request dropboxes within two calendar days after the lab grade is released. You will need to write a detailed appeal document to support your request. Acceptable regrading request reasons are:

- There is a data entry error of your lab grades on LEARN.
- You find a grading mistake. For example a bug in the unseen test code used in the demo.
- You find the grading is unfair.

Name the regrading request document as G<gid>-P<pid>-regrade.pdf, where gid is your group id and pid is the project id of 1, 2, 3 or 4. For example, G99-P2-regrade.pdf is the regrading request file submitted by Group 99 to appeal P2 grade. Please do not email us your regrading request. Dropbox submissions will help everyone to keep good track of all regrading requests. Your entire project will be re-evaluated and the chance that the new lab grade may be lower than your original lab grade exists.

- **Individual Lab Grade.** Normally everyone in the same group gets the same lab grade, which is the group project grade. If your group has serious workload distribution issue, you should submit the peer review form (available on LEARN) to the dropbox on Learn and notify the lab instructor by email to initiate a peer review process. Each group member will rate how satisfied he/she is with every other group member's contribution from 0 to 10, where the higher the rating, the more satisfied the student feels about the contribution the other member has done for the project. This is to review each group member's contribution to the project. We will use simple arithmetic average ratings each group member received and assign individual lab grade to each team member by multiplying the group project grade with a contribution percentage factor listed in Table 0.2.

<b>Peer Rating</b>	<b>Contribution Factor CF</b>
[7, 10]	100%
[6, 7)	80%
[5, 6)	60%
[4, 5)	40%
[0, 4)	0%

Table 0.2: Group Project contribution factor table. Each student's lab grade is their group project grade multiplied by the CF (Contribution Factor). This scheme only applies to groups who need peer reviews.

Note peer review only applies to those groups that have group dynamic issues

that need to be escalated. Majority of groups work well and do not participate peer review.

## Lab Repeating Policy

For a student who repeats the course, labs need to be re-done with new lab partners. Simply turning in the old lab code is not allowed. We understand that the student may choose a similar route to the solution chosen last time the course was taken. However it should not be identical. The labs will be done a second time, we expect that the student will improve the older solutions. Also the new lab partners should be contributing equally, which will also lead to differences in the solutions.

Note that the policy is course specific to the discretion of the course instructor and the lab instructor.

## Lab Projects Solution Internet Policy

Publishing your lab projects solution source code or lab report on the internet for public to access is a violation of academic integrity. Because this potentially enabling other groups to cheat the system in the current and future offerings of the course. For example, it is not acceptable to host a public repository on GitHub that contains your lab project solutions. A lab grade zero will automatically be assigned to the offender.

## Seeking Help

- **Lab Help Sessions.** There are eight lab help sessions in the week before the lab is due. Coming to these sessions are the most effective way for you to get hands-on help from lab staff. Lab staff give students who are enrolled in the lab session the priority of service. Should lab staff have free cycles, they will serve students who come to an unenrolled lab session.
- **Discussion Forum.** We recommend students to use the Piazza discussion forum to ask the teaching team questions instead of sending individual emails. For questions related to lab projects, our target response time is *one business day* before the lab deadline <sup>2</sup>. Questions asked in the weekend will be answered on the next business day. *There is no guarantee on the response time to questions of a lab after its deadline.*

---

<sup>2</sup>Our past experiences show that the number of questions spike when deadline is close. The teaching staff will not be able to guarantee one business day response time when workload is above average, though we always try our best to provide timely response.

- **Drop-in Office Hours.** There will be drop-in lab office hours before the due dates for P3 and P4. See LEARN calendar for exact time and location.
- **Appointments.** Students can arrange appointments with lab teaching staff by email. To make the appointment efficient and effective, when requesting an appointment, please specify three preferred times and roughly how long the appointment needs to be. On average, an appointment is fifteen minutes per project group. Please also summarize the main questions to be asked in your appointment requesting email.

## Important Note

Teaching staff are not permitted to give direct solution to a lab assignment. Teaching staff will not debug student's program for the student. Debugging is a non-trivial part of the exercise of finishing a programming assignment. Teaching staff will be able to demonstrate how to use the debugger and provide case specific debugging tips. Guidance and hints will be provided to help students to find the solution by themselves.

## Lab Facility After Hour Access Policy

After hour access to the lab will be given to the class. Please be advised that the after hour access is a privilege. Students are required to keep the lab equipment and furniture in good conditions to maintain this privilege.

No food or drink is allowed in the lab. Please be informed that you share the lab with other classes. When resources become too tight, certain cooperation is required such as taking turns to use the stations in the lab.

# **Part II**

# **Lab Project**

# Chapter 1

## Introduction

### 1.1 Overview

In this project, you will design a small real-time executive (RTX) and implement it on a Keil MCB1700 board populated with an NXP LPC1768 microcontroller . The executive will provide a basic multiprogramming environment, with different priority levels, preemption, dynamic memory management, mailbox for inter-task communications and synchronization, system console I/O and debugging support, and finally real-time scheduling.

Such an RTX is suitable for embedded computers which operate in real time. A cooperative, non-malicious software environment is assumed. The design of the RTX should allow its placement in ROM. Applications and non-kernel RTX tasks must execute at the unprivileged level of LPC1768. The RTX kernel will execute at the privileged level. There are two banks of 32K of RAM for use by the RTX and application tasks. The microcontroller has four timers, four UARTs and several other peripheral interface devices. The board has two RS-232 interfaces, from which UART0 is used for your RTX system console and UART1 is used for your RTX debug terminal.

### 1.2 Summary of RTX Requirements

The RTX requirements are listed as follows:

#### Memory Management

Binary buddy system dynamic memory allocation is supported. Refer to Chapter 3 for details.

## **Task Management**

The maximum number of tasks that can run is decided at compile time. The RTX supports task creation and deletion during run time. The RTX supports task pre-emption. There are four user priority levels plus an additional “hidden” priority level for the Null task. There is no time slicing. FIFO (First In, First Out) scheduling policy at each priority level is supported. Refer to Chapter [4](#) for details.

## **Synchronization and Console I/O**

The RTX provides mailbox utility for inter-task communication and synchronization. An interrupt-driven UART provides the console service. Refer to Chapter [5](#) for details.

## **Real-Time Scheduling**

The Earliest Deadline First (EDF) scheduling policy is supported. Refer to Chapter [6](#) for details.

### **1.2.1 RTX Tasks**

You are required to implement two types of tasks by using the RTX primitives and services. They are user tasks and system tasks.

#### **User Tasks**

These tasks are operating at the unprivileged level in thread mode. They are user applications that perform certain user defined functions. For each lab project, you will implement test tasks to help you test the RTX primitives and services you have designed and implemented. In later labs, you will add tasks that require console I/O services once you have the console I/O service ready.

#### **System Tasks**

These tasks are operating in thread mode. Some may require a privileged level of operation and some may be sufficient to operate at a unprivileged level. It is your design decision to justify which task will be operating at what privilege level. Three system tasks are required and they are null task (see Chapter [3](#)), console display task and keyboard command decoder task (see Chapter [5](#)).

### 1.2.2 RTX Footprint and Processor Loading

A reasonably *lean* implementation is expected. **No standard C library function call is allowed in the kernel code.** An implementation of simplified C library function of `printf` is provided in the starter code.

### 1.2.3 Error Detection and Recovery

The primitive will return a non-zero integer value upon an error and set the `errno` accordingly. No error recovery is required. It may be assumed that the application processes can deal with this situation.

# Chapter 2

## Lab0 Group Sign-up and Introduction to Keil MDK5

### 2.1 Objective

This lab is to get you prepared for the lab project development. After this lab, students will be able to

- find a lab project group on LEARN
- use Keil uVision (Integrated Development Environment) to edit, debug, simulate and execute a bare-metal uVision project written in C and assembly;

### 2.2 Starter Files

The starter file is on GitHub at <http://github.com/yqh/ece350/>. It contains the following files:

- manual\_code/util/printf\_uart: the printf source code and the uart polling source code. The printf outputs to the UART1 by polling.
- manual\_code/util/debug\_script: RAM.ini that initializes debugger to load code for in-memory execution; and the SIM.ini that maps the second bank of memory region on the board for the simulator to have read and write access.
- manual\_code/lab0>HelloWorld/: a bare-metal project that outputs strings to UART0 and UART1 by polling. This is the solution of the Task #4 for self-checking purpose.

## 2.3 Pre-Lab

Read Part I, Chapters 1 and 7.

## 2.4 Lab Tasks

### 2.4.1 Task #1: Group Sign-up

Enroll yourself to a lab project group on Learn. One of your group members should submit the Group Sign-up Form (see Appendix B) by the deadline (see Table 0.1). This task will be graded.

### 2.4.2 Task #2: GitLab Account Activation

This task will not be graded. But you need to do it by the Lab0 deadline so that your group GitLab repository can be created. To activate your GitLab account, use your UW credential to sign yourself in at <https://git.uwaterloo.ca>. Your account is automatically activated after you login and no further action is required.

### 2.4.3 Task #3: Install Keil MDK 5

This task will not be graded and is optional. Most students find having a local installation of the development tool on their own computers helps a lot. See LEARN for a quick installation demo video.

### 2.4.4 Task #4: Create a Hello World Application

This task will not be graded. But you need to do it to prepare yourself for future labs. Follow the steps in Sections 7.1 - 7.8. Create a HelloWorld application for NXP LPC1768 microcontroller using MDK5 uVision. Create two different targets:

- A SIM target that can be debugged on the simulator; and
- A RAM target that uses the debugger to load the image to RAM and executes on the physical hardware.

Perform the following experiments:

- Build the SIM target and execute it on the simulator by using the debugger.
- Build the RAM target and load it to RAM to execute it on the board by using the hardware debugger.

- Download the SIM target to ROM and execute it on the board without using any debugger.

#### 2.4.5 Task #5: Create an Application Linked with a Library

This task will not be graded. But you need to do it to prepare yourself for future labs.

- Create a software library (see Section [7.9](#)).
- Create an application that links with a Library (See Section [7.10](#)).
- Create a multi-project workspace (see Sections [7.11 - 7.13](#)).
- Execute the RTX-App project on the simulator and on the board.

### 2.5 Deliverable

There are two items in the deliverable and they are the following:

1. Enroll yourself to a project group on LEARN.
2. Sign and submit the ECE350 Group Sign-up Declaration Form (see Appendix [B](#)) to P0 Dropbox on LEARN. Note this is a group submission. Only one of the group members submits it.

# Chapter 3

## Lab1 Memory Management

### 3.1 Objective

This lab is to introduce physical memory management for the NXP LPC1768 microcontroller populated on the Keil MCB1700 board. You will create a set of kernel memory management functions. These functions are building blocks for the memory system calls for tasks managed by the kernel. These functions also provide memory for the kernel itself to create kernel objects. After this lab you will be able to

- design and implement a dynamic memory allocator using the binary buddy system, and
- use SVC as a gateway to program a system call for ARM Cortex-M3 processor.

### 3.2 Starter Files

The starter file is on GitHub at [http://github.com/yqh/ece350/tree/master/manual\\_code/lab1/](http://github.com/yqh/ece350/tree/master/manual_code/lab1/). It contains a multi-project workspace profile which contains the following items:

- AE-Lib/: The automated testing framework library project which contains some testing cases written by the lab teaching staff.
- include/: The RTX API, board support package, and automated testing suite header files folder.
- RTX-App/: The RTX application skeleton project that includes the kernel. It is a rudimentary RTX kernel project linked with AE-Lib library. With compilation macro ECE350\_P1 enabled, it supports one thread mode task which executes memory system calls.

### 3.3 Pre-lab Preparation

- Read “Keil MCB1700 Hardware Environment” in Chapter 9
- Read “SVC Programming: Writing an RTX API Function” in Section 8.5.
- Execute the RTX-App project in the simulator and on the board.
- Review the binary buddy system memory allocator algorithm.
- Read the Section “Finding integer log base 2 of an integer (aka the position of the highest bit set)” at <https://graphics.stanford.edu/~seander/bithacks.html> and program a helper function to compute the  $\lceil \log_2(S) \rceil$  and  $\lfloor \log_2(S) \rfloor$ , where  $S$  is an unsigned integer.

### 3.4 Lab Project Part A - Kernel Memory Functions

You are to design and implement the binary buddy system dynamic memory allocator for the kernel to manage physical on-chip random access memory (RAM) on the board.

#### 3.4.1 Overview

A memory allocator manages free spaces. A free space that resides in a continuous memory area is a memory pool. There are two pools of real memory (i.e. physical memory)<sup>1</sup> (see Section 3.4.2) to manage. Each memory pool is a linear collection of contiguous bytes, where each byte has an address. The bytes are ordered from a starting address to an ending address, where the starting address is no greater than the ending address and the addresses are contiguous. The dynamic memory allocator reserves and frees variable-sized blocks of memory in an arbitrary order from the memory pools it manages. Each block is a contiguous chunk of memory (i.e. consecutive memory locations). An allocator manages the memory as a collection of variable-sized blocks. Its job is to keep track of allocated and free blocks. The allocator provides the following functions to kernel application programs<sup>2</sup>:

```
#include "k_rtx.h"
mpool_t k_mpool_create(int algo, U32 start, U32 end);
void *k_mpool_alloc(mpool_t mpid, size_t size);
int k_mpool_dealloc(mpool_t mpid, void *ptr);
int k_mpool_dump(mpool_t mpid);
```

---

<sup>1</sup>The allocator we write can also be used to manage virtual memory.

<sup>2</sup>The term “application” is used in a general sense. Any program that uses the memory allocator to manage its memory is considered as an application. A kernel that uses the allocator to manage its memory is one example of an application.

The `k_mpool_create` function creates a memory pool. It initializes the data structures that the allocator uses to keep track of which parts of memory are in use (i.e. allocated) and which parts of memory are free in the memory pool. It returns a non-negative memory pool ID on success and `-1` on failure. The `k_mpool_alloc` function is to reserve a block for an application from a memory pool. A block allocated by the application remains allocated until it is explicitly deallocated by the application. The `k_mpool_dealloc` function is to deallocate (i.e. free) a block an application releases from the memory pool. A deallocated block is free and remains free until it is explicitly allocated by the application. The `k_mpool_dump` function dumps address and sizes of free memory blocks in the memory pool to the debug terminal and returns the number of free memory blocks in the memory pool.

### 3.4.2 The Memory Map

The NXP LPC1768 board has two regions 32 KiB RAM (see Figure 3.1). We name the first region of memory IRAM1 and the second region of memory IRAM2.

0x2008 4000		
0x2007 C000	32 KiB	AHB SRAM (2 blocks of 16 KiB) (IRAM2)
0x1FFF 2000		Reserved
0x1FFF 0000	8 KiB	Boot ROM
0x1000 8000		Reserved
0x1000 0000	32 KiB	Local SRAM (IRAM1)
0x0008 0000		Reserved
0x0000 0000	512 KiB	On-chip flash

Figure 3.1: NXP LPC1768 Memory Map. RAM regions are highlighted.

The starting address and the size of each bank of the RAM are defined in the `lpc1768_mem.h` file. Another important specification we need is the word size. The Cortex-M3 is a 32-bit processor. The word size is 32-bit. The `WORD_SIZE` macro is defined as 32 in the `lpc1768_mem.h` for this purpose.

#### The IRAM1 Region

The IRAM1 is mainly for keeping the RTX image <sup>3</sup> in residence. The space between the end of the RTX image and the end of IRAM1 is free and is the first pool of mem-

---

<sup>3</sup>We build the kernel and the application that uses the kernel into one single image and refer it as the RTX Image.

ory. However, the ending address of the RTX image most likely is not a power of two. To simplify the implementation, we start the first memory pool from an address that is a power of two (see RAM1\_START in `lpc1768_mem.h`). This means the free space between the end of the RTX image and the RAM1\_START is not managed by the kernel (see Figure 3.2) and is unused. The first memory pool serves memory allocation requests from tasks. Tasks uses memory system calls (see Part B) to request services.




Figure 3.2: Lab2 NXP LPC1768 IRAM1 Memory Execution View. There is a block of free space that is not managed.

This memory pool set up puts a limit on the maximum image size in execution view. Particularly this requires us to update the default target memory map settings for both SIM target and RAM targets so that the image does not use the last 4KiB in the IRAM1.

A simple image generated by arm compiler consists of the following sections and they are:

- Read-only (RO) section which contains Code + RO-data.
- Read-write (RW) section which is RW-data.
- Zero-initialized (ZI) section which is ZI-data.

The build output reports how big each section is (see Figures 3.3 and 3.4). The RO section goes to the Read/Only Memory Areas in the target option memory setting. The RW and ZI sections go to the Read/Write Memory Areas in the target option memory setting. Figures 3.3 and 3.4 show the starter code memory map configuration. Especially for the RAM target, you may need to adjust the Read/Only Memory Areas and Read/Write Memory Areas settings based on how big each section of your image is.




Figure 3.3: Lab2 NXP LPC1768 IRAM1 SIM Target Memory Map Configuration.




Figure 3.4: Lab2 In-memory Execution RAM Target Memory Map Configuration.

## The IRAM2 Region

The entire IRAM2 is a free space for the kernel to manage (see Figure 3.5). This is the second memory pool. It serves memory allocation requests from the RTX kernel itself to create kernel objects such as task stacks and mailboxes et. al..

Usually task does not have an interface to request service from the second memory pool. The kernel directly calls the kernel function in handler mode. However, to test the IRAM2 allocator in a task makes it work with the automated testing framework. We create three memory system calls so that a task can make service request from the second memory pool. Note these set of system calls are purely for development testing purpose. Under normal usage, RTX will not provide these APIs under normal usage.




Figure 3.5: NXP LPC1768 IRAM2 Memory Execution View.

### 3.4.3 Design and Implementation Issues

An allocator needs to keep track of which blocks are free and which blocks are allocated by using some data structures. The data structures encode information to distinguish free blocks from allocated blocks and their boundaries. How do we encode the information and where do we store the encoded information? This brings us to the first design and implementation issue of a memory allocator, which is the block format design.

#### Issue #1: Block Format

Figure 3.6 shows one design of a free block. We use doubly linked list to keep track of them. The two pointers are only needed to keep track of blocks on the free list.

Hence we can safely discard them once we remove the block from the free list <sup>4</sup>. Padding might be needed for reasons such as alignment requirement and allocator's strategy for coalescing et. al..




Figure 3.6: A Free Block Format

The header size determines the lower bound of the minimum block size that the allocator can support. Any size that is smaller than the header size is impossible since there is no way to keep track of free blocks. In this lab, we have defined MIN\_BLK\_SIZE macro in `common.h` as 32. This macro puts an upper bound of the header size in your data structure design. When you create the `k_mpool_create` function, this is one of the main design issues you need to consider.

### Issue #2: Free List Organization

The allocator data structures need to keep track of free blocks. These free blocks are organized by using free list(s). How do we organize the free list(s) is the second design and implementation issue. A linked list, an array of linked lists, or a tree are just some possible organization mechanisms. In this lab we implement the binary buddy system. Assume the memory pool size is  $2^m$  bytes, the idea of this method is to keep separate lists of available blocks each of the size  $2^k$  bytes, where  $0 \leq k \leq m$ <sup>5</sup>. The memory for free list(s) themselves can be statically allocated to simplify the implementation.

What information do we need to encode for allocated memory blocks? As you may notice that the `k_mpool_deallocate` function does not specify the size of the block to be deallocated. This implies the kernel needs to book keep this piece of information. For the binary buddy system, we can create a perfect binary bit tree and then compute the size. To simplify the implementation, we will statically

---

<sup>4</sup>There are also designs that we need to encode more information in the header and some part of the information needs to be kept in the header after the memory block is removed from the free list.

allocate memory at compile time for creating this binary bit tree. Please check the lecture materials for details.

The space the data structures need is the overhead. There is a trade off to be made between space and speed. The more space your structures require, the less space is available for allocator to return to application programs. On the other hand, larger data structures may result in faster operations, if the data structures are efficient. When you create the `k_mpool_create` function, this is one of the main design issues you need to consider.

### Issue #3 Placement And Splitting Policy

Once we have free list(s), we need a placement policy to determine how to search for an appropriate free block to place a newly allocated block. It answers the question that when there are multiple free blocks that are big enough, which one should we choose? After we place a newly allocated block in some free block, there might be some space left. The splitting policy determines what do we do with the remaining block. Do we make a new free block or do we pad the free space into the allocated block and hence create internal fragmentation? When you create the `k_mpool_alloc` function, these are main issues you need to consider.

Assume the memory pool the allocator manages is of size  $2^m$  bytes, in the binary buddy system , when the requested size is  $S$  bytes, we want to find a free block of size of  $2^k$  bytes, where  $k = \lceil \log_2(S) \rceil$ . If no  $2^k$  byte free block is found, we try to find the smallest free block of a large enough size that has a size of  $2^{k+i}$  bytes, where  $i = 1, 2, \dots, m - k$ . The found larger block keeps splitting itself in half until we get a free block with size of  $2^k$  bytes. Every time we split a larger block into two halves, they become buddies. One buddy is for further splitting if it is too big (i.e. bigger than  $2^k$  bytes) or we return it to the application if it is the right size. The other buddy goes onto the free list of its size.

### Issue #4 Coalescing Policy

When a block is deallocated by the application program, what operations do we need to do about this block? Do we just put the block back to its free list and mark it as free? What if its adjacent blocks are free? Do we combine these blocks to make a bigger free block? If we do, how should we combine them and when do we combine them? All these are determined by the coalescing policy. In the buddy systems, the freed block can only be merged with its buddy block when the buddy is free. The coalescing continues to the next level of memory block size hierarchy until no more free buddy block is found. In this lab, we require immediate coalescing.

When you create the `k_mpool_dealloc` function, this is the main issue you need to consider.

### 3.4.4 Implementation Tips

#### Tip #1

What makes the buddy system useful practically is that a buddy's address can be easily computed given the address and size of the other buddy block. All buddies are aligned on a power-of-two boundary offset from the beginning of the memory pool. If we look at the address offset values from the beginning of the memory pool of two buddies, they differ exactly by one bit in binary number representation and the bit position is a function of the buddy block size (we trust you can easily figure out this function). Hence the “exclusive or” operation makes computing the buddy’s address a very easy and quick operation.

#### Tip #2

One common mistake that most likely will cause excessive amount of debugging time is to forget that pointer arithmetic operations are performed in the units that are the size of the objects that pointers point to. For example, assume I have the following code excerpt to increment a pointer *p* by one unit, the value of *p* will be *n* after *p++*, *not one*.

```
int *p = 0;
unsigned int n = sizeof(int);
p++;
```

Listing 3.1: Pointer Arithmetic Code Excerpt

If you want *p* to be incremented by one, then you need to cast *p* to a pointer that points to a byte size object. Two ways of doing this is are as follows.

```
p = (void *) ((char *)p + 1); // This is one way of casting.
p = (int *) ((char *)p + 1); // This is another way of casting.
```

Listing 3.2: Pointer Increment by One using Casting

Note when you assign a variable to a pointer variable, you need to cast it to the proper data type. Either `void *` or the data type of the pointer is allowed. Checkout [https://www.keil.com/support/man/docs/armcc/armcc\\_chr1359124216794.htm](https://www.keil.com/support/man/docs/armcc/armcc_chr1359124216794.htm) for additional data alignment constraints the arm compiler has.

### 3.4.5 Specifications of Functions

The specifications of each function to be implemented are described in this section.

## Memory Pool Creation Function

### NAME

`k_mpool_create` - create a memory pool and initialize the dynamic memory allocator data structures

### SYNOPSIS

```
#include "k_rtx.h"

mpool_t k_mpool_create(int algo, U32 start, U32 end);
```

### DESCRIPTION

The `k_mpool_create()` creates a memory pool and initializes the memory allocator with the data structures that the allocation algorithm uses. The input parameter `algo` specifies the memory allocation algorithm. The `start` and `end` are the starting and ending addresses of the pool of memory space that the allocator manages. The full list of memory allocation algorithms are as follows <sup>5</sup>:

#### BUDDY

The binary buddy system memory allocation algorithm is used. If the memory space size is not a power of two, then the allocator finds the number  $N$  which is the largest power of two that is not greater than the memory pool size and only manages these  $N$  bytes from the starting address. The rest of the bytes will never be used.

The function initializes the memory allocator data structures used by the specified algorithm. Initially, there is only one free memory block. As the allocator serves the allocation and deallocation requests, the memory will be partitioned into allocated and free memory blocks. The allocator uses its data structures to track which parts of memory are allocated and which parts are free.

### RETURN VALUE

The function returns a non-negative memory pool ID on success and `-1` if an error occurred (`errno` is set). `MPID_IRAM1` and `MPID_IRAM2` are two reserved memory pool IDs (see `common.h`) for the two on-chip free spaces inside IRAM1 and IRAM2 respectively (see Figures 3.2 and 3.5).

### ERRORS

`EINVAL` The `algo` is invalid.

`ENOMEM` There is not enough space to support the operation.

### SEE ALSO

`k_mpool_alloc`, `k_mpool_dealloc`

---

<sup>5</sup>BUDDY is the only supported algorithm in this lab.

## Memory Allocation Function

### NAME

`k_mpool_alloc` - allocate dynamic memory from a memory pool

### SYNOPSIS

```
#include "k_rtx.h"

void *k_mpool_alloc(mpool_t mpid, size_t size);
```

### DESCRIPTION

The `k_mpool_alloc()` allocates a block of memory from memory pool identified by `mpid` at least `size` bytes 8-byte aligned and returns a pointer to the allocated memory<sup>6</sup>. The allocated memory is not initialized (i.e. not set to zeros). If `size` is 0, then `k_mpool_alloc()` returns NULL.

The input parameter `size` is the number of bytes requested from the allocator. It may be of any size from one byte all the way up to the maximum value of a `size_t` data type. The allocator then returns the starting address of a block of memory in consecutive memory locations that is at least `size` bytes from the memory pool identified by `mpid`. The returned memory address should be 8-byte aligned (i.e. it is a multiple of eight). When the returned block of memory is bigger than the requested size, there will be additional space that is not asked by the caller. This space is the internal fragmentation (and the caller will not be told).

### RETURN VALUE

The function returns a pointer to the allocated memory, or NULL an error occurred (`errno` is set). If the `size` is zero, NULL is also returned (`errno` is not set).

### ERRORS

`EINVAL` The `mpid` is invalid.

`ENOMEM` There is not enough space to support the operation.

### SEE ALSO

`k_mpool_create`, `k_mpool_dealloc`

## Kernel Memory Deallocation Function

### NAME

`k_mpool_dealloc` - Free a block of memory that was allocated from a memory pool

---

<sup>6</sup>The `k_mpool_create()` needs to be invoked before calling `k_mpool_alloc()`.

## SYNOPSIS

```
#include "k_rtx.h"

int k_mpool_dealloc(mpool_t mpid, void *ptr);
```

## DESCRIPTION

The `k_mpool_dealloc()` frees the memory space pointed to by `ptr`, which must have been returned by a previous call to `k_mpool_alloc()`. If `ptr` is `NULL`, no operation is performed. If the `mpid` is invalid, it returns an error (`errno` is set). If the previous call to `k_mpool_alloc()` did not have `mpid` as the input parameter, it returns an error (`errno` is set). If `k_mpool_dealloc()` has already been called before or there are any other unspecified situations, undefined behaviour occurs.

If the freed memory block is adjacent to other free memory blocks in the memory pool, it is merged with them immediately (i.e. immediate coalescence) according to the allocator algorithm. The combined block is then re-integrated into the memory under management. You are not required to clear the block (that is, to fill the memory with zeros).

## RETURN VALUE

This function returns `0` on success, or `-1` if error occurred (`errno` is set).

## ERRORS

`EINVAL` The `mpid` is invalid.

`EFAULT` The `ptr` points to a memory location outside the memory pool identified by `mpid`.

## SEE ALSO

`k_mpool_create`, `k_mpool_alloc`

## Utility Function - Dump Free Memory Addresses

### NAME

`k_mpool_dump` - Dump addresses and sizes of free memory blocks

### SYNOPSIS

```
#include "k_rtx.h"

unsigned int k_mpool_dump(mpool_t mpid);
```

## DESCRIPTION

This function outputs all addresses of free memory blocks and their sizes in the memory pool identified by `mpid`, one line for each memory block. The output address is the address of the header of the block. Each line starts with the address of a free block header address, followed by a colon, a space and then the size of the memory block. The size of a memory block in the output includes the header size. The output is ordered in the increasing order of the block size. The order to output blocks of the same size is unspecified (i.e. can be any order). The addresses and sizes are displayed by using hexadecimal number format. The last line in the output summarizes how many free memory block(s) are found in the system (see the EXAMPLE section for details).

## RETURN

This function returns the number of free memory blocks in the memory pool identified by `mpid`. If the `mpid` is invalid, it returns 0.

## EXAMPLE




Figure 3.7: A memory map. Figure is not drawn to scale.

Assume there are only three free memory blocks at addresses 0x2007c000, 0x20081000 and 0x2008200 with sizes of 0x20, 0x40 and 0x40 each in the system (see Figure 3.7). There are two accepted outputs. One is as follows.

```
0x2007c100: 0x20
0x20081000: 0x40
0x20082000: 0x40
3 free memory block(s) found
```

The other one is as follows.

```
0x2007c100: 0x20
0x20082000: 0x40
0x20081000: 0x40
3 free memory block(s) found
```

Assume there are no free memory blocks in the system. The program will output the following line:

```
0 free memory block(s) found
```

#### SEE ALSO

`k_mpool_create`, `k_mpool_alloc`, `k_mpool_dealloc`

## 3.5 Lab Project Part B - Memory System Calls

Project Part B is to practice using SVC as a gate way to create system calls for thread mode tasks to use the memory allocation service provided by the kernel.

### 3.5.1 Overview

Thread mode applications request operating system services through system calls. We use the kernel memory management functions as the back-end and creates a set of memory system calls to obtain memory management service through SVC gateway.

### 3.5.2 Specifications of Functions

The starter code already implemented the trap table of memory system calls so that they will use the kernel memory allocator to operate on both memory pools. What you need to do is to write a testing task to verify the system calls behaviour follows the following specifications.

An important note is that all the listed system calls operating on the memory pool identified by `MP ID _IRAM2` require the compilation macro `ECE350_P1` to be defined. In future labs, we will not provide system calls for thread mode program to access memory from memory pool identified by `MP ID _IRAM2`. This memory pool will only serve kernel internal memory allocation requests in future labs. We disables the IRAM2 memory pool system calls by not defining `ECE350_P1` macros in future labs.

#### Memory Allocation Function

##### NAME

`mem_alloc` - allocate dynamic memory from memory pool identified by `MP ID _IRAM1`  
`mem2_alloc` - allocate dynamic memory from memory pool identified by `MP ID _IRAM2`

## SYNOPSIS

```
#include "rtx.h"

void mem_alloc(size_t size);
void mem2_alloc(size_t size);
```

## DESCRIPTION

The `mem_alloc()`/`mem2_alloc()` system call allocates a block of memory at least `size` bytes 8-byte aligned and returns a pointer to the allocated memory<sup>7</sup>. Internally, the kernel's memory pool identified by `MPID_IRAM1`/`MPID_IRAM2` is used by the kernel memory allocator to serve the request. The allocated memory is not initialized (i.e. not set to zeros). If `size` is 0, then these functions return `NULL`.

The input parameter `size` is the number of bytes requested from the operating system. It may be of any size from one byte all the way up to the maximum value of a `size_t` data type. The operating system then returns the starting address of a block of memory in consecutive memory locations that is at least `size` bytes from the memory pool identified by `MPID_IRAM1`/`MPID_IRAM2`. The returned memory address should be 8-byte aligned (i.e. it is a multiple of eight). When the returned block of memory is bigger than the requested size, there will be additional space that is not asked by the caller. This space is the internal fragmentation (and the caller will not be told).

## RETURN VALUE

Each function returns a pointer to the allocated memory, or `NULL` if an error occurred (`errno` is set). If the `size` is zero, `NULL` is also returned (`errno` is not set).

## ERRORS

`ENOMEM` There is not enough space to support the operation.

## SEE ALSO

`mem_dealloc`, `mem2_dealloc`

## Memory Deallocation Function

### NAME

`mem_dealloc` - Free dynamic memory allocated from memory pool identified by `MPID_IRAM1`

`mem2_dealloc` - Free dynamic memory allocated from memory pool identified by `MPID_IRAM2`

---

<sup>7</sup>The `k_mpool_create()` needs to be invoked to initialize the proper memory pool by the kernel before calling `mem_alloc()`.

## SYNOPSIS

```
#include "rtx.h"

int mem_dealloc(void *ptr);
int mem2_dealloc(void *ptr);
```

## DESCRIPTION

The `mem_dealloc()`/`mem2_dealloc()` system call frees the memory space pointed to by `ptr`, which must have been returned by a previous call to `mem_alloc()`/`mem2_alloc()`. If `ptr` is `NULL`, no operation is performed. If `mem_dealloc(ptr)`/`mem2_dealloc(ptr)` has already been called before or there are any other unspecified situations, undefined behaviour occurs.

## RETURN VALUE

This function returns `0` on success, or `-1` if error occurred (`errno` is set).

## ERRORS

`EFAULT` The `ptr` points to a memory location outside the memory pool that the kernel is used for allocating memory.

## SEE ALSO

`mem_alloc`, `mem2_alloc`

## Utility Function - Dump Free Memory Addresses

### NAME

`mem_dump` - Dump addresses and sizes of free memory blocks available from memory pool identified by `MPID_1RAM1`

`mem2_dump` - Dump addresses and sizes of free memory blocks available from memory pool identified by `MPID_1RAM2`

## SYNOPSIS

```
#include "rtx.h"

int mem_dump(void);
int mem2_dump(void);
```

## DESCRIPTION

This function outputs all addresses of free memory blocks and their sizes that the system has available for user tasks. The output to the debug terminal is the same as the kernel directly calling `k_mpool_dump()` with corresponding memory pool ID.

## RETURN

This function returns the number of free memory blocks for user tasks.

## SEE ALSO

`k_mpool_dump`, `mem_alloc`, `mem2_alloc`, `mem_dealloc`, `mem2_dealloc`

## 3.6 Source Code File Organization and Third-party Testing

We will write a third-party testing program to verify the correctness of your implementation of the functions. In order to do so, you will need to maintain the file organization of the skeleton project in the starter code. There are dos and don'ts you need to follow.

### Don'ts

- Do not change the locations or names of existing files or directories.
- Do not modify any of the header files in the `lab1\include` folder and its sub-folders except for `rtx_ext.h` and `common_ext.h`.
- Do not change the prototypes of existing functions in the `k_*.h` files. You may change the implementation of those functions though.
- Do not include any new header files in the `main.c`.
- Do not include any new header files in the `ae.c` file.

### Dos

- You are allowed to add new self-defined functions to `k_*.[ch]`.
- You are also allowed to create new `.h` and `.c` files<sup>8</sup>.
- The newly created `.h` files are allowed to be included in the files under `kernel` directory.
- Any new files you add to the project can be put into either the `kernel` directory or other directories you will create under the `src` directory.

---

<sup>8</sup>For example, you may want to put your allocator's data structure functions or some helper functions in new files for better file organization.

Note that the `main.c` starts the RTX. The `main.c` starts the third-party testing by calling `ae_init` function and this function will eventually call the `set_ae_tasks` which the third-party testing software implements. The function prototypes of these functions do not change. But the implementation of the function may change in real testing. Do not delete the lines in the `main.c` where `ae_init` function is invoked. We will write more `ae_tasks<nnn>_G99.c` files with more complicated testing cases than the ones released in the starter code during the third-party testing..

### 3.6.1 Testing

In order to test your implementation, you need to write at least one test suite in the `ae_tasks<suite id>_G<group id>.c` file, where the `suite id` is in the range of  $[0, 99] \cup [500, 0xFFFFFFFF]$  and the `group id` is the numerical value in your group name on LEARN. Each test suite contains minimum three test cases. To get some ideas, you could look into the sample test cases that are provided with the starter code. Your test cases should be different for the sample test cases. There is no hard requirement on the exact testing scenarios. The rule of thumb is that the tests should convince yourself that your implementation is correct. For example, you may want to consider repeatedly allocating and then deallocating memory and make sure no extra memory appears or no memory gets lost. The sum of free memory and allocated memory (including internal fragmentation) should always be a constant. Another aspect to consider is the external fragmentation. Allocate and de-allocate memory with different sizes and see how external fragmentation is affected. You will find the utility function `k_mpool_dump()` to be a useful tool.

We require the testing results to comply with the following format and you output the results to the UART terminal by polling (i.e. UART1):

```
Gid-TSN: START
Gid-TSN: some output
Gid-TSN: some output
Gid-TSN: x/M tests PASSED
Gid-TSN: y/M tests FAILED
Gid-TSN: END
```

In the above example output, the “id” is the Group ID. The “N” is the test suite ID, and “M” is the total number of testing cases. For example, assume that you are in Group 999 and you have 3 testing cases in total in test suite 1, if two of the testing cases passed and one of the testing cases failed, the final testing results should be output to the putty terminal as follows:

```
G999-TS1: START
G999-TS1: some output
G999-TS1: some output
G999-TS1: some output
```

```
G999-TS1: 2/3 tests PASSED
```

```
G999-TS1: 1/3 tests FAILED
```

```
G999-TS1: END
```

We have set up the starter code so that the serial window output in the simulator is saved in `RTX_App\LOG\SIM\uart1.log` file. When you submit your project, you need to provide the expected output of your own testing suites and the naming convention of the expected output file is `G<group id>-TS<suit id>.log`. For example, the expected output of Group 999's test suit 1 should be named as `G999-TS1.log`.

## 3.7 Lab Report

The Lab report is the `lab1_report.csv` file that shows a summary of each group member's contributions, the planned hours at the beginning of the lab and the real man hours consumed upon completion of the contributions (see Table 3.1). Please use double quotes to enclose any string that is separated by a comma in the table cell. For example, "item 1, item 2, item 3" in the .csv file if the string you want to input to a cell itself contains commas.

Name	Planned Hours	Real Hours	Contributions

Table 3.1: Lab Work Contributions Summary. For Hours columns, the unit is in hours and please input non-negative integers.

## 3.8 Deliverable

### 3.8.1 Pre-Lab Deliverables

None.

### 3.8.2 Post-Lab Deliverables

You should structure your `lab1` sub-directory in the GitLab repository so that it looks like the one shown in Figure 3.8. Your own testing suite expected output files should

be put under the AE-Lib/doc directory. The README is for briefly describing the submission contents and any additional notes you have for the teaching team.




Figure 3.8: Lab1 Submission Directory Layout

To submit P1, tag the commit you want to submit and name the tag “p1-submit”. Check out [Git Tagging Basics](#) for more information. We use [get\\_submission\\_stu.sh](#) to pull student’s submission.

## 3.9 Marking Rubric

The Rubric for marking the submitted source code and report is listed in Table 3.2. The functionality and performance of your implementation will be tested by a third-party testing program and a minimum **20 points** will be deducted if we find memory is lost or extra memory appears after repeating allocation and de-allocation function calls. We will also conduct manual random code inspection.

Points	Sub-Points	Description
95		Source Code
	5	Code compilation
	90	Third-party testing Manual code inspection
5		Report

Table 3.2: Lab1 Marking Rubric

## 3.10 Errata

1. Page 15, grey box listing, the `k_mpool_dealloc` return type updated to `int`.
2. Page 18, Figure 3.3 updated.
3. Page 31, Section 3.6.1, first paragraph, `ae_mem` changed to `ae_tasks` in the testing file name.

# Chapter 4

## Lab2 Task Management

### 4.1 Objective

In this lab, you will design and implement a preemptive multitasking kernel for MCB1700, a single Cortex-M3 processor microcontroller board. The kernel provides thread mode Application Programming Interface (API) which is a set of system calls defined in `rtx.h`. You will design and implement system calls to manage tasks <sup>1</sup> in a multitasking kernel. You will also implement a utility system call to return task information. More specifically, you will learn:

- How to design and implement a multitasking kernel,
- How to design and implement kernel support for scheduling tasks with different priorities, and
- How to design and implement kernel support for task preemption.

### 4.2 Starter Files

On GitHub at [http://github.com/yqh/ece350/tree/master/manual\\_code/lab2/](http://github.com/yqh/ece350/tree/master/manual_code/lab2/), you will find the following items:

- `rtx.uvmp`: This is the multi-project workspace profile which contains two uVision projects: AE-Lib and RTX-App.
- `AE-Lib/`: The testing suite library project which contains some sample tasks written by the lab teaching staff.

---

<sup>1</sup>A task in our RTX resembles a single-threaded process in general-purpose OS. But, there are several differences between our tasks and general-purpose processes. The most important difference is that in our RTX we do not have isolated address spaces for tasks. All tasks share the same address space with themselves and the kernel. We assume that programmers write well-behaved tasks that are not malicious.

- RTX-App/: The RTX kernel uVision application project. It is a rudimentary kernel application project linked with AE-Lib library. It supports context switching between three tasks whose kernel and user stacks are statically allocated. You need to change the code so that at least the user stacks of tasks will be dynamically allocated by using the memory allocator you created in lab1. The kernel stacks memory can either stay as statically allocated or you may choose to dynamically allocate it as you will do for the user stacks.
- include/: It contains header files that are needed for each individual uVision projects in the directory.
- lab2\_report.csv: This is the lab 2 report template file.

The two uVision projects are almost the same as the ones posted under lab1 folder on GitHub. The main differences are:

- ECE350\_P2 macro is defined and ECE350\_P1 macro is removed for all targets.
- ae\_tasks200\_G99.c and its expected output are added in AE\_Lib.

The best way to start your P2 is to use your P1 submission as the starter files. Then remove the ECE350\_P1 compilation macro and add ECE350\_P2 compilation macro in the target option setting for both the SIM and RAM targets in both the AE-Lib and RTX-App projects. Finally copy the ae\_tasks200\_G99.c and TS200\_G99\_output.txt and add them to your own AE-Lib project. The main kernel files you will need to work on are k\_task.[ch].

## 4.3 Pre-lab Preparation

- Review processor operation mode in [9.2.2](#), processor's two stacks in [9.2.3](#) and exception return privilege level and stack setting in [9.4.3](#).
- Read C and assembly programming in Section [8.4](#).
- Review the lecture materials on creating thread, context switching between threads, and yielding the processor.
- Review the lecture materials on scheduling.
- Execute the RTX-App project in the starter code on the simulator and on the board. Observe the output differences from these two environments.
- Work through the context switching code and understand what it does and how it works.

## 4.4 Lab Project

This project is to design and implement a multitasking kernel and a preemptive priority scheduler the kernel uses to schedule tasks. You will use memory pool identified by `MPID_IRAM1` to serve memory system calls from tasks. The memory pool identified by `MPID_IRAM2` becomes the kernel memory pool reserved for the kernel to create kernel objects including but not limited to task stacks and mailboxes (in lab 3) et. al.. When kernel requests dynamic memory from the kernel memory pool, it directly invokes the kernel memory allocator functions in handler mode. The `mem2_alloc`, `mem2_dealloc`, and `mem2_dump` system calls in lab1 is removed from this lab and future labs.

### 4.4.1 Overview

Tasks are kernel objects created to multiplex the CPU time. In this lab, all our tasks are operated in thread mode. There are two access levels, one is privileged and the other is unprivileged. Every task has two stacks: one kernel stack and one user stack. The maximum number of (privileged and unprivileged) tasks that could co-exist in the system is determined at compile time by `MAX_TASKS` macro in `common.h`. You will implement a preemptive priority scheduler for the kernel to decide which task should use the CPU time. The kernel provides the following system calls to support multitasking.

```
#include "rtx.h"

int rtx_init(RTX_SYS_INFO *sys_info, TASK_INIT *tasks, int num_tasks);
int tsk_create(task_t *task, void (*task_entry)(void),
               U8 prio, U32 stack_size);
void tsk_exit(void);
int tsk_yield(void);
int tsk_set_prio(task_t task_id, U8 prio);
int tsk_get(task_t task_id, RTX_TASK_INFO *buffer);
int tsk_ls(task_t *buf, size_t count);
```

The `rtx_init()` initializes the kernel with the memory and scheduler initialization parameters and a list of tasks that should be created at kernel startup time. The `tsk_create()` and `tsk_exit()` create and terminate tasks at runtime. The `tsk_yield()` yields the processor. The `tsk_set_prio()` adds support for task priority management. The `tsk_get()` returns task information. The `tsk_ls()` is a utility system call to return task IDs of non-dormant tasks in the system.

The system has a built-in null task (see Section 4.4.7). It comes with the starter code. You will create a number of testing tasks to verify your design and implementation of the above system calls.

#### 4.4.2 Data Structures and Algorithm

You need to design data structures to represent a task and keep track of different tasks in the system. A Task Control Block (TCB) is a structure that represents a task. The provided starter code has put a very simple TCB data structure in `k_inc.h`. You need to modify and add extra fields to this data structure to complete the lab.

The kernel uses queue data structure to keep track of tasks at the same priority level. For each priority, it has a separate queue. A linked list data structure can be used to implement the queue. You can then use an array of queues, where the array index can be easily mapped to a priority level.

You can design and implement generic linked list data structure so that it can link any type of data items such as memory blocks in the first lab and TCBs in this lab. There are different ways to implement it. One easy way is to put your linked list node structure as the first fields in each data item you want to link and then use C casting to cast the data item to the linked list node structure.

Please note that the performance of the scheduler (see section [4.4.3](#)) is one of the most important aspects of a real-time operating system. In future labs, you will measure and optimize your scheduler. It might be hard to change your code later on. Therefore, you might want to spend some time now thinking about efficient data structures and algorithms to add, remove, and sort ready tasks in the ready queue.

#### TODO #1

The `rtx_init()` is to set up kernel data structures during RTX initialization time. You need to add your own task management data structures' initialization operations in the starter code.

#### 4.4.3 Scheduler

At the heart of the kernel is the scheduler which makes the decision on which task should use the processor. In this lab, we are going to design and implement a pre-emptive priority scheduler. The scheduler selects the highest priority task from all tasks that are currently ready to execute. Within the same priority level, the scheduler follows First Come First Serve (FCFS) scheduling policy. When a higher priority task (compared with the current running task's priority) becomes ready, the scheduler will *preempt* the current running task by putting the current running task into the ready state and select the higher priority task to use the processor.

For this lab, we only have three task states and they are READY, RUNNING and DORMANT (see Figure [4.1](#)) defined in `common.h`. The scheduler uses ready queues with different priorities to keep track of ready tasks. When a task is just created, it is in READY state. The scheduler selects the highest priority task to run and this brings the selected task to RUNNING state. A RUNNING task can voluntarily give up

its turn to use the processor by calling the `tsk_yield()` and then becomes READY again. The task is put to the end of its own ready queue. The scheduler will select the highest priority task. The selected task could be the original task that invoked the `tsk_yield()` if it is the highest priority ready task in the system. A task can also change from RUNNING to READY or vice versa due to a running task changes a task's priority or a new task gets created at runtime. When a RUNNING task changes to READY state, if the change is caused by voluntary relinquishes the processor by itself (i.e. calling `tsk_yield()`), the task is put to the back of its ready queue; if the change is caused by preemption (i.e. involuntarily loss of the processor usage), the task is added to the front of its ready queue. Preemption due to `tsk_set_prio` and `tsk_create` system calls are involuntary. When a task priority changes and this change causes the kernel to move the task to a different ready queue, the task is added to the end of the new ready queue. The `tsk_exit()` brings a RUNNING task to DORMANT state.




Figure 4.1: Lab2 Three State Transition Diagram

## Scheduling Examples

We give some examples to further illustrate the scheduling algorithm.

1. Task A is running, it creates a new task, B.
  - If the priority of B is higher than that of A, then B preempts A and starts running immediately. The preempted task, A, is added to the front of the ready queue. In other words, when A goes back to the ready queue, it maintains its previous position among tasks with the same priority (i.e., A will be sorted as the first task among all tasks with the same priority as A).
  - If the priority of B is not higher than that of A, then B will be added to the back of the ready queue (i.e., it will be sorted as the last task among all tasks with the same priority as B).
2. Task C is running, it changes the priority of a *ready* task, D.

- If the new priority of D is higher than that of C, then D preempts C and runs immediately (note that D has to be in the ready state to be able to preempt C). The preempted task, C, is added to the front of the ready queue (i.e., it will be sorted as the first task among all tasks with the same priority as C).
  - If the new priority of D is the same as the old priority of D, no action is performed. C will continue running and D maintains its original position in its ready queue.
  - If the new priority of D is not the same as its old priority and is not higher than that of C, then D will be moved to the back of its new ready queue (i.e., it will be sorted as the last task among all tasks with the same priority as D).
3. Task C changes its own priority. It should continue running unless the new priority is lower than its original priority, in which case C is added to the back of the ready queue associated with C's new priority (i.e., it will be sorted as the last task among all tasks with the same priority).
4. Task E is running and calls `tsk_yield`.
- If there are other ready tasks that are with the same priority as E, then E is put to the back of its ready queue and the task at the front of the highest priority ready queue is selected to run.
  - If there are no other ready tasks that are with the same priority as E, then E's ready queue is empty. By putting E to the back of its ready queue, E would be the first task in its ready queue and E will be selected by the scheduler again and hence continues running. For implementation variations, one may decide to skip putting E to the ready queue and then removing it immediately again. One may just let E directly continue running without doing the two queue operations in this case.

## **TODO #2**

The starter code does not implement preemptive priority scheduler. You need to implement this scheduler. You can either create a new scheduler function inside the `k_task.c` file (if you do not like the existing scheduler function prototype) or modify the existing `scheduler()` function in the file. If you decide to create a new scheduler function prototype, then you need to modify the starter code accordingly to invoke your newly created scheduler function.

### **4.4.4 Context Switching**

When a scheduler selects a different task than the current running task to use the processor, the kernel needs to save the CPU context of the current running task and

restore the CPU context of the previous task. This is referred to as context switching. Aside from the context saved in the task control block data structure, majority of the CPU register context information is saved on the task's stacks. The key step of performing the context switching is to switch the stacks (both kernel and user) of the two tasks. The starter code has implemented the context switching mechanism.

Cortex-M3 has two banked stack pointers. One is Process Stack Pointer (PSP) and the other is Main Stack Pointer (MSP). When processor is in thread mode, it can use PSP or MSP. We configure the system to use PSP in thread mode in this lab. When processor is in handler mode, MSP is used. This is decided by hardware and there is no other choice. At any moment, only one of the banked stack pointers is active.

In the starter code, a thread mode task uses the PSP, which points to the task's user stack. When system call happens, the hardware creates an exception stack frame which contains xPSR, PC, LR, R12 and R0-R3. These eight registers are saved by the hardware on PSP.

The processor then automatically switches to use MSP upon entering handler mode. The kernel uses the kernel stack for its own computation. When kernel needs to do a task switch, it invokes the `k_tsk_switch` function which saves the CONTROL, PSP, LR and R4-R12 on the kernel stack. The CONTROL needs to be saved so that after we switch to a new task, it will resume to the correct privilege level when exiting from the exception handler. The PSP is saved for efficient implementation of user stack switching. The starter code follows the Arm Architecture Procedure Call Standard (AAPCS) to save R4-R11 and LR, which are callee-saved registers. R12 is saved to maintain stack 8-byte alignment requirement by the AAPCS.

After saving all the registers on the kernel stack, the starter code saves the updated kernel stack pointer in the TCB data structure of the current running task (i.e. the task that is going to be switched out). Then it loads the newly selected task's kernel stack pointer from its TCB and sets the MSP to point to the newly selected task's kernel stack. This stack switch completes the context switching of the two tasks' kernel stacks. Since we save the task's user stack pointer on the task's kernel stack, switching the kernel stack also makes us switching the user stack when we pop off the user stack from the kernel stack upon exiting the exception handler. Once the kernel exits from the exception handler, the newly selected task resumes its execution.

Note in this lab, the SVC exception is configured as the highest interrupt priority, hence it cannot be further interrupted by other external interrupts such as UART or Timer before it finishes processing the exception. The SVC\_Handler can still be interrupted by higher priority non-programmable exceptions (i.e. Reset, NMI, Fault exceptions et. al.). To simplify the implementation, we do not require the kernel to handle these exceptions. We accept that these exceptions are catastrophes that will crash the kernel.

## TODO #3

In this lab, each task has two separate stacks: a user stack and a kernel stack. The user stack size is decided at run-time and should be dynamically allocated by the kernel on behalf of the task. The kernel stack size is specified at compiled time by KERN\_STACK\_SIZE macro in `common.h`. You can either statically allocate the kernel stacks at compile time as what the starter code does, or you may chose to allocate the kernel stack at run-time from `IRAM2` region if you run out of space in `IRAM1` region. If you allocate the kernel stacks at run-time, you do not de-allocate the kernel stacks when tasks terminate. The kernel stacks can be kept in memory to re-use in future to create new tasks.

The starter code statically allocates fixed-size user stacks (i.e. it ignores the user input of `u_stack_size` in the `TASK_INIT` structure) for three tasks. You need to change the starter code so that the user stacks are allocated dynamically during runtime according to the specified user stack sizes and the system can support `MAX_TASKS` (defined in `common.h`) number of tasks. The kernel should allocate user stacks from the memory pool identified by `MPID_IRAM2`. If you choose to allocate kernel stack space of a task at run-time, then the kernel stack memory should also be allocated from `IRAM2` region. After you get the user stack allocated by using the dynamic memory allocator you write, then you should remove the statically allocated three user stacks (i.e. the big global array which is 3 KiB) from the starter code so that you will have more space for your RTX. Otherwise you will quickly run out of space to compile your project.

You will also need to modify the TCB data structure. This means you also need to modify the context switching related functions accordingly since TCB is the main data structure used for context switching.

You need to study the starter code to understand which registers are saved at which positions on stacks so that you can complete lab.

### 4.4.5 Macros and User Task Data Structure

In the starter code, we have a `common.h` file. This file contains data structures and macro definitions that can be used by both kernel and user-space tasks. The file is included by the `rtx.h` in the user space and by the `k_rtx.h` in the kernel space. For this project, the relevant macros are as follows.

```
#define MAX_TASKS      10      /* maximum number of tasks          */
#define KERN_STACK_SIZE 0x400   /* fixed kernel stack size in bytes */
#define PROC_STACK_SIZE 0x200   /* minimum user stack size in bytes */
#define TID_NULL        0x0     /* reserved Task ID for the null task */

/* Task Priority. The bigger the number is, the lower the priority is*/
#define HIGH           0x80
#define MEDIUM         0x81
```

```

#define LOW          0x82
#define LOWEST       0x83
#define PRIO_NULL    0xff /* hidden priority for null task */

/* Main Scheduling Algorithms */
#define DEFAULT      0      /* preemptive priority scheduler */
                         /* FCFS within each priority */

/* task state macro */
#define DORMANT      0      /* terminated task state */
#define READY        1      /* A ready to run task */
#define RUNNING     2      /* Executing */

```

An important data structure is the `task_init` (see Listing 4.1). This structure is used to launch initial tasks during RTX initialization (see `k_rtx_init` function in `k_task.c` file). The deprecated fields are not used in this lab.

```

typedef struct task_init {
    void    (*ptask)();    /**< task entry address
    U32     u_stack_size; /*< user stack space in bytes
    task_t   tid;         /**< task ID, output parameter, deprecated
    U8      prio;         /**< execution priority
    U8      priv;         /**< = 0 unprivileged, =1 privileged
} TASK_INIT;

```

Listing 4.1: Task Initialization Data Structure

Another important data structure is the `rtx_task_info` (see Listing 4.2). This structure is used to retrieve task information from kernel and return it the calling task. The kernel obtain the information by doing computation on the TCB data structure data and some runtime data the kernel have access to. You want to design your TCB data structure in such a way so that you can compute the information encoded in this data structure easily.

```

typedef struct rtx_task_info {
    void    (*ptask)();    /**< task entry address
    U32     k_stack_size; /*< allocated kernel stack size in bytes
    */
    U32     k_sp;          /**< top of kernel stack
    U32     k_sp_base;    /**< kernel stack base (high addr.)
    U32     u_stack_size; /*< allocated user stack size in bytes
    U32     u_sp;          /**< top of user stack
    U32     u_sp_base;    /**< user stack base addr. (high addr.)
    task_t   tid;         /**< task id, output param
    U8      prio;         /**< execution priority
    U8      priv;         /**< = 0 unprivileged, =1 privileged
    U8      state;        /**< task state
} RTX_TASK_INFO;

```

Listing 4.2: RTX Task Information Data Structure

#### 4.4.6 Specifications of Functions

The starter code already implemented the trap table of task management system calls. Each system call has its kernel function counterpart. You need to complete the kernel counterparts of the system calls. Specifications of system calls are described below. Their kernel counterparts have the same interface and semantics.

##### RTX Initialization Function

###### NAME

`rtx_init` - initialize the kernel

###### SYNOPSIS

```
#include "rtx.h"

int rtx_init(RTX_SYS_INFO *sys_info, TASK_INIT *tasks, int num_tasks)
;
```

###### DESCRIPTION

The `rtx_init` system call initializes the kernel. It then creates `num_tasks` tasks to be executed and also a null task, a built-in task. The `sys_info` argument specifies RTX memory allocator and scheduler algorithms.

```
typedef struct rtx_sys_info {
    int mem_algo; /*< memory allocator algorithm */
    int sched;    /*< scheduling algorithm */
} RTX_SYS_INFO;
```

The `mem_algo` field in the structure specifies the memory allocator algorithm. It can only be set to `BUDDY`, which is the binary buddy algorithm. The `sched` field in the structure specifies the scheduling policy. In this lab, it can only be set to `DEFAULT`, which is preemptive priority scheduling policy. The `tasks` argument points to a memory location of an array of `num_tasks` `TASK_INIT` elements. The maximum number of tasks that can co-exist in the kernel including the null task is determined at compile time by the `MAX_TASKS` macro defined in `common.h`. Kernel stacks for all tasks have the same size that is determined by the `KERN_STACK_SIZE` macro defined in `common.h`.

###### RETURN VALUE

The `rtx_init` function does not return on success. It returns `-1` on failure. On success, the kernel will execute one of the tasks identified by the `tasks` argument or the null task (see Section 4.4.7). Which task to run is controlled

by the scheduling policy of the kernel. When input parameters are invalid, the function fails (`errno` is set).

## ERRORS

`EINVAL` One of the input arguments is invalid.

`ENOMEM` There is not enough memory to support the operation.

## SEE ALSO

`k_mpool_create`, `k_mpool_alloc`

## Task Creation Function

The kernel has one primitive to create a unprivileged task at runtime. The system call traps into the kernel and sets up the TCB data structure for the new task. You are responsible for designing and implementing the TCB data structure. The structure will be used to track task information including, but not limited to, the state of task, user stack pointer and kernel stack pointer. Each task is uniquely identified by a task ID. The task ID is an integer value of  $0, 1, 2, \dots, (\text{MAX\_TASKS} - 1)$ , where `MAX_TASKS` (a macro defined in `common.h`) is the maximum number of tasks (including the null task) the kernel supports. The task ID 0 (`TID_NULL` macro defined in `common.h`) is reserved for the null task (see [4.4.7](#)).

## NAME

`tsk_create` - create an unprivileged task

## SYNOPSIS

```
#include "rtx.h"

int tsk_create(task_t *task, void (*task_entry) (void),
               U8 prio, U32 stack_size);
```

## DESCRIPTION

The `tsk_create()` system call adds a new user-space unprivileged task to the system. When executed, the new task starts from `task_entry()`. The `prio` argument sets the initial priority of the new task. There are four user-visible priorities – `LOWEST`, `LOW`, `MEDIUM` and `HIGH`, which are macros defined in `common.h`. The `stack_size` argument specifies the minimum user stack size in bytes. The kernel may decide to allocate more than the specified size, but not less. When `stack_size` is less than `PROC_STACK_SIZE` defined in `common.h`, the kernel will allocate `PROC_STACK_SIZE` for the task. The kernel is responsible for allocating the space from its own kernel memory pool identified by `MPID_IRAM2` for the user stack and freeing the stack space when the task terminates. The function should be non-blocking. However, if priority of newly-created task is higher than other tasks, the newly-created task should preempt all other tasks

and start running immediately. The task must invoke `tsk_exit()` before it terminates. Before returning, a successful call to `tsk_create()` stores the ID of the new task in the buffer pointed to by `task`.

#### RETURN VALUE

The function returns 0 on success and -1 on failure (`errno` is set).

#### ERROR

`ENOMEM` There is not enough memory to support the operation.

`EAGAIN` The system has reached maximum number of tasks.

`EINVAL` The `prio` value is not valid.

### Task Termination Function

The kernel has one primitive to terminate a task at runtime.

#### NAME

`tsk_exit` - terminate the calling task

#### SYNOPSIS

```
#include "rtx.h"

void tsk_exit(void);
```

#### DESCRIPTION

The `tsk_exit()` system call stops and deletes the currently running task. Once a task is terminated, its state becomes DORMANT. Its TCB data structure and its kernel stack still exist in the system for the kernel to re-use to create a future new task. The user stack of the task is deallocated by the kernel. When a task terminates, the kernel needs to make new scheduling decision to select another task to run.

#### RETURN VALUE

The function does not return.

### Processor Management Function

The kernel has one system call to yield the CPU.

#### NAME

`tsk_yield` - yield the processor

#### SYNOPSIS

```
#include "rtx.h"

int tsk_yield(void);
```

## DESCRIPTION

The `tsk_yield()` system call enables a task to voluntarily relinquish the CPU. The task is moved to the end of its ready queue and the kernel will make new scheduling decision to determine the next task to run.

## RETURN VALUE

The function returns 0 on success and -1 on failure. The function fails when the RTX encounters some unexpected internal error (`errno` is not set).

## Task Priority Function

The RTX scheduling policy is preemptive priority based. You need to design and implement a primitive to set the priority of a task.

### NAME

`tsk_set_prio` - set task priority at runtime

### SYNOPSIS

```
#include "rtx.h"

int tsk_set_prio(task_t task_id, U8 prio);
```

## DESCRIPTION

The `tsk_set_prio()` system call changes the priority of the task identified by `task_id` to `prio`. If the task identified by the task ID is a dormant task, then no operation is performed. The function returns 0 and the `errno` is not updated. The full list of task priority values are `HIGH`, `MEDIUM`, `LOW`, `LOWEST`, and `PRIO_NULL`. The priority level `PRIO_NULL` is reserved for the null task and cannot be assigned to any other task.

An unprivileged task may change the priority of any unprivileged task (including itself). An unprivileged task cannot change the priority of a privileged task. A privileged task may change the priority of any privileged or unprivileged task (including itself). The priority of the null task cannot be changed and remains at level `PRIO_NULL`.

The caller of this primitive never blocks, but could be preempted. Preemption happens when calling this function results in another ready task having higher priority than the current running task.

## RETURN VALUE

The function returns 0 on success and -1 on failure (`errno` is set).

## ERROR

`EINVAL` Invalid task ID or an invalid priority level.

`EPERM` Operation is not permitted. This error code is set when an unprivileged task attempts to change a privileged task's priority to a valid priority level value.

## Task Utility Functions

### NAME

`tsk_get` - obtain task status information from the kernel

### SYNOPSIS

```
#include "rtx.h"

int tsk_get(task_t task_id, RTX_TASK_INFO *buffer);
```

### DESCRIPTION

The `tsk_get()` system call obtains system information of a task identified by `task_id` and stores it in the buffer pointed by `buffer` before returning. The `buffer` is a `rtx_task_info` structure defined in `common.h` (see Section 4.4.5).

## RETURN VALUE

The function returns 0 on success and -1 on failure (`errno` is set). Example causes of failure could be an invalid task ID or a `buffer` which is a null pointer. Note the task ID of a dormant task is a valid task ID.

## ERROR

`EINVAL` The `task_id` is invalid.

`EFAULT` The `buffer` is a null pointer.

Note if `task_id` is the calling task's ID, we need to obtain stack pointer information by directly reading it from the stack pointer registers since the stack pointer data in the TCB only get updated when the task is switched out, hence contain outdated stack pointer data when the task is running. You can use the following CMSIS intrinsic functions to read MSP and PSP registers. More CMSIS intrinsic functions are listed in Table 8.3.

```
uint32_t __get_MSP(void);
uint32_t __get_PSP(void);
```

## NAME

`tsk_ls` - return the task IDs of tasks that are not in DORMANT state

## SYNOPSIS

```
#include "rtx.h"

int tsk_ls(task_t *buf, size_t count);
```

## DESCRIPTION

The `tsk_ls` returns the task IDs of the first `count` tasks (in increasing order of task IDs) in the system that are not in the DORMANT state. The `buf` points to a memory location allocated by the calling task. This function does not return the nominal task ID of an interrupt handler<sup>2</sup>.

## RETURN VALUE

On success, the `tsk_ls` function returns minimum of `count` and the number of non-DORMANT tasks in the system. On failure, the function returns `-1` (`errno` is set).

## ERROR

EFAULT The `buf` argument is a null pointer or the `count` argument is zero.

## SEE ALSO

`tsk_create`, `tsk_exit`, `tsk_get`, `tsk_gettid`

### 4.4.7 Required Tasks

#### The Null Task

The kernel has to run a task at any given time. If there are no ready tasks created by the user, then kernel will run an unprivileged task named null task, which is created at kernel initialization time (the user won't be told that this task exists). The null task operates at the priority level `PRIO_NULL`. The `PRIO_NULL` is a hidden priority level reserved for the null task only. Task ID `TID_NULL` is reserved for the null task. When there is no other tasks that the kernel can execute, the null task is scheduled to run. Initially, the following pseudo-code can be used to design the null task:

```
loop forever
    relinquish the CPU
end loop
```

---

<sup>2</sup>In future labs, each interrupt handler has a nominal task ID for message passing purpose. But an interrupt handler is not a real task.

---

The starter code has implemented this pseudo-code. Once your kernel supports preemption, “relinquish the CPU” line could be removed from the infinite loop. You may want to think why this is true.

## Testing Tasks

Similar to lab1, in order to test your implementation, you need to write at least one test suite in the `ae_tasks<suite id>_G<group id>.c` file, where the `suite id` is in the range of  $[0, 99] \cup [500, 0xFFFFFFFF]$  and the `group id` is the numerical value in your group name on LEARN. Each test suite contains minimum three test cases.

There is no hard requirement on what tests to be implemented. The rule of thumb is that the tests should be comprehensive enough to convince you that your implementation is correct. However, to provide more leads to testing ideas, you may want to consider repeatedly creating and then terminating tasks while making sure that no extra task is created or no task gets lost. Another testing objective that you may want to consider is preemption. You could create multiple tasks with different priorities and change their priority at runtime to test preemption. The utility functions `mem_dump()` and `tsk_get()` are useful tools for checking system memory and task status information.

Similar to lab1, you will use the polled UART terminal to output the testing results. We require the testing results to comply with the following format and you output the results to the UART terminal by polling (i.e. UART1):

```
Gid-TSN: START
some output
some output
...
Gid-TSN: x/M tests PASSED
Gid-TSN: y/M tests FAILED
Gid-TSN: END
```

In the above example output, the “id” is the Group ID. The “N” is the test suite ID, and “M” is the total number of testing cases. For example, assume that you are in Group 999 and you have 3 testing cases in total in test suite 1, if two of the testing cases passed and one of the testing cases failed, the final testing results should be output to the putty terminal as follows:

```
G999-TS1: START
some output
some output
....
```

G999-TS1: 2/3 tests PASSED

G999-TS1: 1/3 tests FAILED

G999-TS1: END

We have set up the starter code so that the serial window output in the simulator is saved in `RTX_App\LOG\SIM\uart1.log` file. When you submit your project, you need to provide the expected output of your own testing suites and the naming convention of the expected output file is `G<group id>-TS<suit id>.log`. For example, the expected output of Group 999's test suit 1 should be named as `G999-TS1.log`.

## 4.5 Source Code File Organization and Third-party Testing

Similar to lab1, we will write third-party test suites to verify the functionality of your implementation. Refer to Section 3.6 regarding the dos and don'ts you need to follow.

## 4.6 Lab Report

The Lab report is the `lab2_report.csv` file that shows a summary of each group member's contributions, the planned hours at the beginning of the lab and the real man hours consumed upon completion of the contributions (see Table 4.1). Please use double quotes to enclose any string that is separated by a comma in the table cell. For example, "item 1, item 2, item 3" in the .csv file if the string you want to input to a cell itself contains commas.

Name	Planned Hours	Real Hours	Contributions

Table 4.1: Lab Work Contributions Summary. For Hours columns, the unit is in hours and please input non-negative integers.

## 4.7 Deliverables

### 4.7.1 Pre-Lab Deliverables

None.

### 4.7.2 Post-Lab Deliverables

You should structure your lab2 sub-directory in the GitLab repository so that it looks like the one shown in Figure 4.2. Your own testing suite expected output files should be put under the AE-Lib/doc directory. The README is for briefly describing the submission contents and any additional notes you have for the teaching team.




Figure 4.2: Lab2 Submission Directory Layout

To submit P2, tag the commit you want to submit and name the tag “p2-submit”. Check out [Git Tagging Basics](#) for more information. We use [get\\_submission\\_stu.sh](#) to pull student’s submission.

## 4.8 Marking Rubric

The Rubric for marking the submitted source code and report is listed in Table 4.2. The functionality and performance of your implementation will be tested by a third-party test program. A minimum of **20 points** will be deducted if memory is lost or extra memory appears after calls to allocate and de-allocate memory. A minimum of **20 points** will be deducted if tasks are lost or extra tasks mysteriously appear after calls to create and delete tasks. A minimum of **30 points** will be deducted if tasks

cannot be resumed correctly. Your grade will be relative to the amount of error the third-party testing program has identified.

Points	Sub-Points	Description
95		Source Code
	5	Code compilation
	90	Third-party testing Manual code inspection
5		Report

Table 4.2: Lab2 Marking Rubric

# Chapter 5

## Lab3 Inter-task Communications and Console I/O

In this lab you will work on inter-task communications and interrupt-driven I/O. In particular, you will design and implement system calls to create and manage task mailboxes. You will also design and implement daemon tasks and a UART interrupt handler to enable the RTX console. After this lab, you will learn:

- How to design and implement mailbox API to support inter-task communications.
- How to block and unblock a task.
- How to design and implement interrupt-driven I/O services.

### 5.1 Starter Files

On GitHub at [https://github.com/yqh/ece350/tree/master/manual\\_code/lab3](https://github.com/yqh/ece350/tree/master/manual_code/lab3), you will find the following items:

- `include/`: It contains header files that are needed for each individual uVision projects in the directory.
- `UART0_IRQ/`: This directory contains a stand-alone uVision application to show how to echo a key press. It uses the board UART0 to perform serial communication with the host computer by interrupts. The keyboard is connected to the host computer. The host computer connects to the board COM0 through an USB-to-Serial adapter. The COM0 port connects to the board UART0 (See Figure 5.1). The application captures the keyboard input character transmitted by the host computer. It then uses interrupt to transmit a string from the UART0 to the host computer where the string contains the keyboard character the board UART0 received.

- AE-Lib/: It contains the testing suite library project which contains some sample tasks written by the lab teaching staff.
- RTX-App/: It contains the RTX kernel uVision application project template for your lab3. It is a rudimentary kernel application project linked with AE-Lib library. It supports both UART0 interrupt and system call triggered context switching between three tasks. A context switch happens when “s” key is pressed on the keyboard or when a task relinquishes the CPU by calling `tsk_yield()`. Note the project does not echo the key input to UART0 terminal. With `DEBUG_0` defined, you will be able to see where in the interrupt handler the key press is captured. The following files are the main files you will be working on.
  - `kernel/k_msg.[ch]`
  - `bsp/LPC1768/uart_irq.c`
  - `tasks/cdisp_task.c`
  - `tasks/kcd_task.c`
- `rtx.uvmp`: This is lab 3 multi-project workspace profile which contains the two projects in AE-Lib and RTX-App.
- `lab3_report.csv`: This is the lab 3 report template file.

The AE-Lib and RTX-App uVision projects are almost the same as the ones posted under lab2 folder on GitHub. The main differences are:

- ECE350\_P3 macro is defined and ECE350\_P2 macro is removed for all targets.
- `ae_tasks300_G99.c` and its expected output are added in AE\_Lib.

The best way to start your P3 is to use your P2 submission as the starter files. Then remove the ECE350\_P2 compilation macro and add ECE350\_P3 compilation macro in the target option setting for both the SIM and RAM targets in both the AE-Lib and RTX-App projects. Finally copy the `ae_tasks300_G99.c` and `TS300_G99_output.txt` and add them to your own AE-Lib project.

## 5.2 Pre-lab Preparation

- Refresh your memory on inter-process communications (ECE 252).
- Read Chapter 14 of [4]
- Run the starter projects on the simulator and the real hardware.
- Work through the `UART0_IRQ` code and understand what it does and how it works.

## 5.3 Lab Project

This lab is to add message-based inter-task communication system calls to the lab2 RTX. You will then design and implement a set of system tasks to enable an interrupt driven RTX console by using message passing.

### 5.3.1 Overview

The first part of the project is to make the RTX support message-based inter-task communication. A task will be able to request a mailbox to receive messages from other tasks. Sending and receiving messages to and from other tasks will be performed by using system calls. The kernel provides the system calls in Listing 5.1 to support message passing and task information retrieval.

```
#include "rtx.h"

int mbx_create(size_t size);
int send_msg(task_t receiver_tid, const void *buf);
int send_msg_nb(task_t receiver_tid, const void *buf);
int recv_msg(void *buf, size_t len);
int recv_msg_nb(void *buf, size_t len);
int mbx_ls(task_t *buf, size_t count);
int mbx_get(task_t tid);
```

Listing 5.1: Lab3 System Calls

The `mbx_create()` system call creates a mailbox for the calling task. The `send_msg()` and `send_msg_nb()` are system calls to send a message to the mailbox of a task. The `recv_msg()` and `recv_msg_nb()` are system calls to receive a message from the mailbox of the calling task. The `send/recv_msg()` are blocking calls and the `send/recv_msg_nb()` are non-blocking calls. The `mbx_ls()` is a utility system call to return task IDs of those that have mailboxes. The `mbx_get()` returns a task's mailbox free space size.

The second part is to add UART interrupt services to enable the RTX system console. The microcontroller communicates with the system console using UART0 by interrupts. There are two RS-232 ports : COM0 and COM1 on the board which connects to the UART0 and UART1 respectively on the microcontroller board. Each UART is connected to the microprocessor address, data and control buses on one side, and to the incoming (keyboard) and outgoing (character display) serial data link on the other side (See Figure 5.1).




Figure 5.1: UART and Host Computer Connection

An UART consists of two parts: the Receiver and the Transmitter. The receiver contains a 16-byte hardware FIFO to store the characters received. The transmitter contains a 16-byte hardware FIFO to store the characters to be transmitted. In previous labs, we used UART1 to output characters to a debug terminal by polling. We will still use this for outputting debugging messages and test task output messages in this lab. In addition, we will support system console to accept keyboard input and display characters by using interrupt-driven UART0. The output of a command issued to the system console should be displayed on the system console through UART0 interrupt (i.e. not through the UART1 debug terminal by polling).

The RTX will run two daemon tasks – the Keyboard Command Decoder (KCD) task and the Console Display task. These two daemon tasks work in cooperation with the UART0 interrupt handler and never terminate. Sending and receiving characters to and from serial port COM0 will trigger UART0 interrupts. The UART0 handler forwards received characters from the keyboard to the KCD task. It responds to UART0 output requests that are received from the Console Display task by transmitting characters to serial port COM0. Other tasks can also communicate with the Console Display task to output characters to RTX system console.

### 5.3.2 Data Structures and Algorithm

Mailboxes are buffer-like kernel objects used for data communication and synchronization between two tasks or between an interrupt handler and a task. We need to design data structures to represent a mailbox for a task. The kernel copies the message from the sender's message buffer to the mailbox of the receiver. A mailbox needs memory buffer to store the copied messages.

Aside from the memory buffer, a mailbox has a unique ID to identify itself. The kernel associates this mailbox ID with the calling task when the mailbox is created. A task can request maximum one mailbox from the operating system to receive messages. When the mailbox is created, the task specifies the memory buffer size. The messages are received in the first come first serve order. A ring buffer data structure is recommended for the mailbox memory buffer.

Each mailbox is associated with one receiving task. Multiple tasks can send messages to a mailbox. When the mailbox is empty, a task calling a blocking receive

system call will be blocked. Each mailbox has one sending task-waiting list. When the task-waiting list is empty and a task that does blocking send system call needs to wait for the space in the mailbox to become big enough to receive the message, the system blocks the task and adds it to the sending task-waiting list. When the sending task-waiting list is not empty, a task calling blocking send system call gets added to the sending task-waiting list. The task-waiting list is sorted by task execution priority. Tasks with the same priority are sorted FCFS (first come first served). This sending task-waiting list effectively is a priority queue.

## TODO #1

The `rtx_init()` is to set up kernel data structures during RTX initialization time. You need to add your own mailbox management data structures' initialization operations in the starter code's kernel.

### 5.3.3 Scheduler

The scheduling policy used in this lab is the same preemptive priority scheduler used in lab2. We have two new states: `BLK_SEND` and `BLK_RECV`. Figure 5.2 shows the state transition diagram with the newly added blocked states.




Figure 5.2: Lab3 State Transition Diagram

When a task calls `send_msg` and the receiver's mailbox is full or does not have enough space to receive the incoming message or the sending task-waiting list is not empty, the kernel changes the state of the calling task to `BLK_SEND` and adds the calling task to the sending task-waiting list of the receiver's mailbox. The scheduler then makes new scheduling decision.

When a task calls `recv_msg` and its own mailbox is empty, the kernel changes the

state of the calling task to BLK\_RECV. The scheduler then makes a new scheduling decision.

When a message is delivered to a mailbox and the receiving task is blocked on receive, the receiving task gets added to the back of the ready queue of its priority and its state changes to READY. ~~If the mailbox sending task-waiting list is not empty,~~ The scheduler then makes new scheduling decision.

When a mailbox sending task-waiting list is not empty and more free space in the mailbox becomes available, the kernel will deliver as **many** as possible messages to the mailbox and update the sending task-waiting list, state of tasks, and ready queues accordingly. The scheduler then makes new scheduling decision.

If the new scheduling decision preempts the current running task, then this is an involuntary loss of the cpu usage. The preempted task is added to the front of the ready queue of its priority.

## TODO #2

The starter code kernel does not implement preemptive priority scheduler. You need to enhance your lab2 preemptive priority scheduler so that it will be able to support the BLK\_RECV and BLK\_SEND states. You also need to update your `tsk_set_prio` system call so that it can change the priority of a task that is blocked by the kernel. Note if the priority of a task in BLK\_SEND state is changed, it will affect its position in the sending task-waiting list.

### 5.3.4 Context Switching

Similar as in lab2, context switching has been implemented by the starter code by using statically allocated kernel and user stacks.

## TODO #3

You will need to integrate your lab2 implementation with lab3 starter code's kernel so that the user stacks are dynamically allocated from memory pool identified by `MP_ID_IRAM2`. The kernel stacks can either be allocated statically at compile time or dynamically from the `IRAM2` region during run-time.

### 5.3.5 Interrupt Handler and System Tasks

The UART0 interrupt handler is given in the starter code. It shows how to echo a key press and uses interrupts to transmit a string to display on a serial terminal. It also shows how a key press can trigger a context switching. To make the interrupt handler work coherently with the kernel, the kernel provides two built-in system

tasks to communicate with the UART0 interrupt handler by using mailboxes. The UART0 interrupt handler associates a reserved task ID of TID\_UART so that it can send/receive messages to/from two system tasks (see Section 5.3.8) since the message passing uses task ID to identify the sender and receiver. Note the interrupt handler is not a task, this reserved task ID is only for message sender/receiver identification purpose. The function prototypes of the two system tasks and their empty implementations are included in the starter code in the built-in tasks source group of the RTX-App project.

## **TODO #4**

The starter code's kernel does not implement inter-task communications between the UART0 interrupt handler and the two system tasks. The two system tasks are not implemented either. You will need to add message passing logic to the interrupt handler. The starter code's kernel does not echo the keyboard input to COM0 terminal. Once you have message passing logic implemented for the UART0 to receive display messages from the console display task, you will use code in UART0\_IRQ project as a reference to add keyboard echo functionality to the kernel. You will complete the two system tasks. The two system tasks are built-in tasks and the kernel needs to create them during the kernel initialization phase without the need for rtx\_init to pass their information to the system. The sizes of user stacks of these two tasks are free design and implementation choice.

### **5.3.6 Types, Macros and Message Header Structure**

The common.h file contains data structures and macro definitions that can be used by both kernel and user-space tasks. The file is included by the rtx.h in the user space and by the k\_rtx.h in the kernel space.

Listing 5.2 shows lab3 relevant macros that both the tasks and kernel can reference.

```
/* typedef */
typedef signed char          mbx_t;      /* mailbox descriptor type */

/* Task IDs */
#define TID_CON    (MAX_TASKS - 2)           /* reserved Task ID for console display task */
#define TID_KCD    (MAX_TASKS - 1)           /* reserved Task ID for KCD task */
#define TID_UART   0xFE        /* reserved TID for UART IRQ handler which is
                                not a task */
#define TID_UNK    0xFF        /* reserved TID for unknown tasks */

/* task state macro */
#define BLK_SEND   3        /* blocked on a full mailbox on send */
#define BLK_RECV   4        /* blocked on an empty mailbox on receive */
```

```

/* Message Types */
#define DEFAULT    0      /* a general purpose message */
#define KCD_REG    1      /* a command registration message */
#define KCD_CMD    2      /* a message that contains a command */
#define DISPLAY    3      /* a message that contains chars to be displayed
   to the RTX console */
#define KEY_IN     4      /* keyboard input from console */

/* Mailbox Sizes */
#define MSG_HDR_SIZE      sizeof(RTX_MSG_HDR) /* rtx_msg_hdr struct size */
#define MIN_MSG_SIZE      MSG_HDR_SIZE        /* minimum message size in
   bytes */
#define KCD_MBX_SIZE      0x200   /* KCD mailbox size */
#define CON_MBX_SIZE      0x80    /* consolde display mailbox size */
#define UART_MBX_SIZE     0x80    /* UART interrupt handler mailbox size */

```

Listing 5.2: Lab3 Macros

A newly added data structure for this lab is the `rtx_msg_hdr` (see Listing 5.3). This structure is used for message header sent/received. The `__packed` qualifier results in no padding inserted to align the structure. The size of this structure therefore is 6 bytes<sup>1</sup>.

```

typedef __packed struct rtx_msg_hdr {
    U32      length;       /**< length of the mssage including
                           the message header size */
    task_t   sender_tid;  /**< sending task tid */
    U8       type;         /**< type of the message */
} RTX_MSG_HDR;

```

Listing 5.3: Message Buffer Header Data Structure

### 5.3.7 Specifications of Functions

The starter code already implemented the trap table of the system calls. Each system call has its kernel function counterpart. You need to complete the kernel counterparts of the system calls. Specifications of system calls are described below. Their kernel counterparts have the same interface and semantics.

#### Mailbox Creation Function

##### NAME

`mbx_create` - create a mailbox

##### SYNOPSIS

---

<sup>1</sup>Without the `__packed` qualifier, compiler will add two bytes padding to the structure and make the size of the structure to be 8 bytes.

```
#include "rtx.h"

mbx_t mbx_create(size_t size);
```

## DESCRIPTION

The `mbx_create` creates a mailbox for the calling task. Each task is allowed to have only one mailbox. The `size` argument specifies the capacity of the mailbox in bytes. The capacity is used for the messages from the tasks <sup>2</sup>. Each mailbox serves messages using the first-come-first-served policy. Once a task exits, the memory for its mailbox must be deallocated by the kernel. That is a dormant task does not have a mailbox associated with it. If there are any tasks on the sending task-waiting list of the mailbox before the kernel deletes the mailbox, the kernel unblocks these tasks and the sending actions of these tasks fail.

## RETURN VALUE

The `mbx_create` function returns a non-negative mailbox ID on success and -1 on failure (`errno` is set).

## ERRORS

- `EEXIST` The calling task already has a mailbox.
- `ENOMEM` There is not enough memory to support the operation.
- `EINVAL` The `size` argument is less than `MIN_MSG_SIZE`.

## SEE ALSO

`send_msg`, `send_msg_nb`, `recv_msg`, `recv_msg_nb`, `mbx_ls`

Note that any task can send messages to a mailbox. However, only one task can receive messages from each mailbox.

## Send Message Functions

The RTX supports both blocking send and non-blocking send system calls. If the mailbox has enough space to hold the message, both functions deliver the message to the receiver's mailbox. If this message delivery causes a higher priority task to become ready, then the scheduler makes new scheduling decision and preempts the sending task. When a mailbox is full or does not have enough space or the sending task-waiting list is not empty **and the calling task's priority is not higher than the priorities of any tasks that are on the sending task-waiting list**, the non-blocking send function returns -1 (with `errno` set) immediately whereas a task calling a blocking send function will be blocked by the kernel and the scheduler makes new scheduling decision. When enough free space becomes available in the receiver's mailbox, the kernel will deliver as many messages as possible, unblock the associated tasks

---

<sup>2</sup>Any meta-data the kernel needs in order to manage the messages in the mailbox is not counted into the capacity of a mailbox. Kernel should allocate separate memory for the meta-data.

accordingly, and re-schedule the tasks in the system.

## NAME

send\_msg - blocking send a message to the mailbox of a task.  
send\_msg\_nb - non-blocking send a message to the mailbox of a task.

## SYNOPSIS

```
#include "rtx.h"

int send_msg(task_t receiver_tid, const void* buf);
int send_msg_nb(task_t receiver_tid, const void* buf);
```

## DESCRIPTION

The `send_msg` and `send_msg_nb` functions deliver the message specified by `buf` to the mailbox of the task identified by the `receiver_tid`. The message starts with a message header followed by the actual message data (see Figure 5.3).




Figure 5.3: Structure of a message buffer

The message header data structure is defined in Listing 5.3. Figure 5.3 shows the relationship between a message buffer and message header. The `length` field in the structure is the size of the message including the message header size. The `sender_tid` field identifies the sender by its task ID. The `type` field is the message type. Tasks can define their own message types for communication provided they are not conflict with the predefined types listed below.

DEFAULT A general purpose message.  
KCD\_REG A message to register a command with the KCD task (see Section 5.3.8).

KCD\_CMD A message that contains a command to be handled by the receiving task (see Section 5.3.8)

DISPLAY A message to display data on the console terminal.

KEY\_IN A message that contains an input key (does not need to be only one character, e.g., control keys) from keyboard.

Both the host computer and the microcontroller board are little-endian systems. Note that kernel copies the actual message data into the receiver task's mailbox.

#### RETURN VALUE

The `send_msg` and `send_msg_nb` functions return 0 on success and -1 on failure (`errno` is set).

#### ERROR

ENOENT	The receiver identified by the <code>receiver_tid</code> exists but does not have a mailbox.
EINVAL	The receiver identified by the <code>receiver_tid</code> does not exist. The <code>length</code> field in the <code>buf</code> specifies a size that is less than <code>MIN_MSG_SIZE</code> .
EMSGSIZE	The <code>length</code> field in the <code>buf</code> exceeds the mailbox capacity.
EFAULT	The <code>buf</code> argument is a null pointer.
ENOSPC	The <code>receiver_tid</code> 's mailbox does not have enough free space for the message sent by <code>send_msg_nb()</code> when the <code>length</code> field in the <code>buf</code> is legitimate.

#### SEE ALSO

`mbx_create`, `recv_msg`, `recv_msg_nb`

## Receive Message Functions

#### NAME

`recv_msg` - blocking receive a message  
`recv_msg_nb` - non-blocking receive a message

#### SYNOPSIS

```
#include "rtx.h"

int recv_msg(void *buf, size_t len);
int recv_msg_nb(void *buf, size_t len);
```

#### DESCRIPTION

The task calling `recv_msg` or `recv_msg_nb` receives a message from its mail-

box if there is any. The `buf` will be filled with the received message. The `len` argument specifies the length of `buf` in bytes. The calling task should allocate enough memory for the `buf` to hold the incoming message. The incoming message starts with a message header followed by the actual message data (see Figure 5.3). Messages should be received in the same order that they were delivered to the mailbox (i.e., first-come-first-served). If the mailbox is empty, the calling task of `recv_msg_nb` returns -1 (`errno` is set). If the mailbox is empty, the calling task of `recv_msg` gets blocked and the scheduler makes new scheduling decision.

#### RETURN VALUE

The `recv_msg` and `recv_msg_nb` function returns 0 on success and -1 on failure (`errno` is set).

#### ERROR

- EFAULT The `buf` argument is a null pointer.
- ENOSPC The buffer is too small to hold the message .
- ENOENT The calling task does not have a mailbox.
- ENOMSG There is no message when `recv_msg_nb` is called.

#### SEE ALSO

`mbx_create`, `send_msg`, `send_msg_nb`

## Mailbox Utility Functions

#### NAME

`mbx_ls` - list task IDs of tasks that have mailbox

#### SYNOPSIS

```
#include "rtx.h"

int mbx_ls(task_t *buf, size_t count);
```

#### DESCRIPTION

The `mbx_ls` function returns the task IDs of the first `count` tasks (in increasing order of task IDs) in the system that have mailboxes. The `buf` points to a memory location allocated by the calling task. This function does not return the nominal task ID of an interrupt handler for it is not a real task even though it may have a mailbox.

#### RETURN VALUE

On success, the `mbx_ls` function returns minimum of `count` and the number of tasks in the system with mailboxes. On failure, the function returns -1 (`errno` is set).

## ERROR

EFAULT The buf argument is a null pointer.

## SEE ALSO

`mbx_create`

## NAME

`mbx_get` - return free space size of a mailbox

## SYNOPSIS

```
#include "rtx.h"

int mbx_get(task_t tid);
```

## DESCRIPTION

The `mbx_get` function returns the number of bytes that are not used in the mailbox identified by `tid` argument.

## RETURN VALUE

On success, the `mbx_get` function returns the free space of the mailbox in bytes.  
On failure, the function returns `-1` (`errno` is set).

## ERROR

ENOENT There is no mailbox assigned to the task or the interrupt handler identified by `tid`.

## SEE ALSO

`mbx_create`, `mbx_ls`

### 5.3.8 System Console I/O Tasks

In this Lab, you will also enable the RTX console to accept input commands from the keyboard. A command starts with symbol % followed by a character that is the command's identifier. Command identifiers are case sensitive and alphanumeric. The identifier is then followed by command's data if there is any.

#### The Keyboard Command Decoder (KCD) Task

The keyboard command decoder task is an unprivileged user-space task. The kernel reserves TID\_KCD for KCD's task ID. KCD should request a mailbox when it first starts to run. The KCD's mailbox size is determined by KCD\_MBX\_SIZE macro defined in the `common.h`. Once the mailbox is created, in an infinite loop, KCD calls `recv_msg` to receive messages from its mailbox. KCD only responds to two types

of messages (and ignores the rest): command registration (KCD\_REG) and console keyboard input (KEY\_IN). KCD processes received messages as follows.

## Command Registration

To register a command with KCD, any task can send a KCD\_REG message to KCD. The message's data is only the command's identifier. Listing 5.4 shows code snippets of registering %W command.

```
size_t msg_hdr_size = sizeof(struct rtx_msg_hdr);
U8 *buf = buffer; /* buffer is allocated by the caller somewhere else*/
struct rtx_msg_hdr *ptr = (void *)buf;

ptr->length = msg_hdr_size + 1;
ptr->type = KCD_REG;
ptr->sender_tid = tsk_gettid();
buf += msg_hdr_size;
*buf = 'W';
send_msg(TID_KCD, (void *)ptr);
```

Listing 5.4: Command Registration

KCD will forward any input command with a registered identifier to the mailbox of its corresponding registered task. The L command identifier is reserved for the KCD itself (see below). Each task can register multiple command identifiers. Tasks never de-register a command identifier. Tasks can (re-)register an already registered command identifier. KCD will always forward a command to the mailbox of the latest task that has registered the command's identifier.

## Keyboard Input

The UART0 interrupt handler will forward any key input to the mailbox of the KCD using a KEY\_IN message. The KCD will forward this message to the console display task's mailbox to be echoed back to the console. KCD also should queue the input keys. Upon receiving "enter" key (i.e. carriage return), KCD dequeues all previous keys to construct a single string. If the string is %LT, then KCD will print the task ID and state of all non-DORMANT tasks on the console. If the string is %LM, then KCD will print the task ID and state of all non-DORMANT tasks with a mailbox on the console. It will also print out how much free space in bytes each task's mailbox has. You have the freedom to design the output format of these two commands.

If the string starts with % followed by a registered command, then the KCD will forward this string to the mailbox of the corresponding registered task using a KCD\_CMD message. The receiving task is responsible for handling the command. The message body contains the command string (excluding the % character and the "enter" key). If the command identifier is not registered or the registered task no longer exists, then KCD ignores the string and sends a message to console display

task's mailbox to print "Command not found". If the string does not start with % or the length of string is longer than what is allowed to be sent as a message (see KCD\_CMD\_BUF\_SIZE in common.h), then KCD will ignore the string and send a message to console display task to print "Invalid command".

The relationship among the KCD task, console display task, UART0 interrupt handler and a task that has a command registered is illustrated in Figure 5.4.




Figure 5.4: Message passing among system console I/O tasks, UART interrupt handler and a command handling task communication.

### The Console Display Task

The console display task is a privileged thread-mode task. The kernel reserves the task ID of TID\_CON for this task. Similar to KCD, the console display task also creates a mailbox when it first runs and then starts listening on its mailbox. The console display task's mailbox size is determined by CON\_MBX\_SIZE macro defined in the common.h. The console display task responds only to one message type (and ignores the rest): a DISPLAY message. The message body contains a character string to be displayed. The string may contain control characters (e.g. newline and ANSI escape sequences et. al.). The console display task displays the string to the console terminal. As a privileged kernel task, the console display task can enable the UART0 transmit interrupt when all characters of the string to be displayed are sent to the UART0 interrupt handler. The console display task and the UART0 interrupt handler use the mailbox of UART0 IRQ handler to communicate.

### 5.3.9 UART0 Interrupt Handler

The UAR0 uses interrupts for transmitting and receiving characters to and from the serial port. It sends a KEY\_IN message to the KCD when a keyboard input is re-

ceived. The task ID TID\_UART is reserved to indicate the message is from the UART0 interrupt handler. To let UART0 to communicate with the console display task, kernel creates a mailbox for the UART0 interrupt handler to put the strings to be displayed in the mailbox. The size of this mailbox is determined by UART\_MBX\_SIZE in the common.h file. The UART0 gets the data from the mailbox and writes the data to UART0 transmit register. Please note that UART0 IRQ handler is not a task. It is an interrupt handler that can send messages to KCD and receive messages from the console display task. Note that an interrupt handler cannot be blocked, so it should perform non-blocking send/receive in handler mode by directly invoking kernel counterpart of non-blocking send/receive message functions rather than system calls.

Interrupt handler is not a task. It uses the kernel stack of the interrupted task. After interrupt handler is done, RTX should resume the interrupted task by default unless the state of some other tasks has changed in which case a new scheduling decision has to be made.

### 5.3.10 User Tasks

#### Testing Tasks

Similar to previous labs, in order to test your implementation, you need to write at least one test suite in the ae\_tasks<suite id>\_G<group id>.c file, where the suite id is in the range of  $[0, 99] \cup [500, 0xFFFFFFFF]$  and the group id is the numerical value in your group name on LEARN. Each test suite contains minimum three test cases.

There is no hard requirement on what tests to be implemented. The rule of thumb is that the tests should be comprehensive enough to convince you that your implementation is correct. However, to provide more leads to testing ideas, you may want to consider repeatedly sending and then receiving messages while making sure that no messages are lost. Another testing objective that you may want to consider is preemption. You could create multiple tasks with different priorities and create situations some tasks are blocked due on send or receive to/from the mailbox and later on become unblocked and test preemption. The utility functions tsk\_ls(), tsk\_get, mbx\_ls() and mbx\_get are useful tools for checking system mailbox and task status information. For example, your test cases should verify that your code at least does the following correctly:

- creating mailboxes,
- blocking and non-blocking send messages,
- blocking and non-blocking receive messages,
- Preemption caused by message passing,

- getting correct information on tasks and mailboxes.

Similar to previous labs, you will use the polled UART1 terminal to output the testing results, and you will format the testing results as described in in Section [4.4.7](#).

## 5.4 Source Code File Organization and Third-party Testing

Similar to previous labs, we will write third-party test suites to verify the functionality of your implementation. Refer to Section [3.6](#) regarding the dos and don'ts you need to follow.

### 5.4.1 Lab Report

The Lab report is the `lab3_report.csv` file that shows a summary of each group member's contributions, the planned hours at the beginning of the lab and the real man hours consumed upon completion of the contributions (see Table [5.1](#)). Please use double quotes to enclose any string that is separated by a comma in the table cell. For example, "item 1, item 2, item 3" in the .csv file if the string you want to input to a cell itself contains commas.

Name	Planned Hours	Real Hours	Contributions

Table 5.1: Lab Work Contributions Summary. For Hours columns, the unit is in hours and please input non-negative integers.

## 5.5 Deliverables

### 5.5.1 Pre-Lab Deliverables

None.

### 5.5.2 Post-Lab Deliverables

You should structure your lab3-submission sub-directory in the GitLab repository so that it looks like the one shown in Figure 5.5.




Figure 5.5: Lab3 Submission Directory Layout

To submit P3, tag the commit you want to submit and name the tag “p3-submit”. Check out [Git Tagging Basics](#) for more information. We use [get\\_submission\\_stu.sh](#) to pull student’s submission.

### 5.6 Marking Rubric

Points	Sub-Points	Description
95		Source Code
	5	Code compilation
	90	Third-party testing Manual code inspection with possible project demo
5		Report

Table 5.2: Lab3 Marking Rubric

The Rubric for marking the submitted source code and report is listed in Table 5.2. The functionality and performance of your implementation will be tested by a third-party test program. A minimum of **20 points** will be deducted if messages are

lost or mysterious appear. A minimum of **35 points** will be deducted if the system console I/O does not function at all. Your grade will be relative to the amount of error the third-party testing program has identified.

## 5.7 Errata

1. Page 58, the second paragraph, removed “If the mailbox sending task-waiting list is not empty”.
2. Page 58, the third paragraph, changed “much” to “many”.
3. Page 62, added “and the calling task’s priority is not higher than priorities of any tasks that are on the sending task-waiting list”.

# **Chapter 6**

## **Lab4**

To be released by July 1st, 2022.

## **Part III**

# **Computing Environment and Development Tools Quick Reference Guide**

# Chapter 7

## Keil Software Development Tools

The Keil MDK-ARM development tools are used for MCB1700 boards in our lab. The tools include

- uVision5 IDE which combines the project manager, source code editor and program debugger into one environment;
- ARM compiler, assembler, linker and utilities;
- ULINK USB-JTAG Adapter which allows you to debug the embedded programs running on the board.

The MDK-Lite is the evaluation version and does not require a license. It has a code size limit of 32KB, which is adequate for the lab projects. The MDK-Lite version 5 is installed on all lab computers. If you want to install the software on your own computer. MDK 5.35 installation files are on LEARN. The URL to download the latest version is <https://www2.keil.com/mdk5/editions/lite>.

### 7.1 Getting Started with uVision5 IDE

To get started with the Keil IDE, the Getting Started with MDK Guide at [https://www.keil.com/support/man/docs/mdk\\_gs/](https://www.keil.com/support/man/docs/mdk_gs/) is a good place to start. We will walk you through the IDE by developing a simple HelloWorld application which displays Hello World through the UART0 and UART1 that are connected to the lab PC. Note the HelloWorld example uses polling on both UART0 and UART1 rather than interrupt.

### 7.2 Getting Starter Code from the GitHub

The ECE 350 lab starter github is at <https://github.com/yqh/ece350>. Let's first make a clone of this repository by using the following command:

```
git clone https://github.com/yqh/ece350.git
```

## 7.3 Start the Keil uVision5 IDE

The Keil uVision5 IDE shortcut should be accessible from the start menu on school computers. If not, then navigate to C:\Software\Keil\_v5\UV4 folder and double click the UV4.exe to bring up the IDE (see Figure 7.1).




Figure 7.1: Keil IDE: Create a New Project

## 7.4 Create a New uVision5 Project

1. Create a directory named “HelloWorld” on your computer. The folder path name should not contain spaces on Nexus computers.
2. Create a sub-directory “src” under the “HelloWorld” directory. This sub-folder is where we want to put our source code of the project.
3. Copy the following files to “src” folder:
  - manual\_code/util/printf\_uart/uart\_def.h
  - manual\_code/util/printf\_uart/uart\_polling.h
  - manual\_code/util/printf\_uart/uart\_polling.c
4. Create a new uVision project.  
Open the file explorer and navigate to C:\Software\Keil\_v5\UV4. Double click the UV4.exe program to start the IDE.

- Click Project → New uVision Project (See Figure 7.2).




Figure 7.2: Keil IDE: Create a New Project

- Select NXP → LPC1700 Series → LPC176x → LPC1768 (See Figure 7.3).




Figure 7.3: Keil IDE: Choose MCU

- Select CMSIS → CORE and Device → Startup (See Figure 7.4).




Figure 7.4: Keil IDE: Manage Run-time Environment

## 7.5 Managing Project Components

You just finished creating a new project. On the left side of the IDE is the Project window. Expand all objects. You will see the default project setup as shown in Figure 7.5.




Figure 7.5: Keil IDE: A default new project

### 1. Rename the Target

The “Target 1” is the default name of the project build target and you can rename it. Select the target name to highlight it and then long press the left button of the mouse to make the target name editable. Input a new target name, say “HelloWorld SIM”.

### 2. Rename the Source Group

The IDE allows you to group source files to different groups to better manage the source code. By default “Source Group 1” is created and it contains no file. Let’s rename the source group to “System Code”<sup>1</sup>.

### 3. Add a New Source Group

We can also add new source group in our project. Select the HelloWorld SIM item and right click to bring up the context window and select “Add Group...” (See Figure 7.6).

---

<sup>1</sup>To rename a source group, select the source group to highlight it and long press the left mouse button to make the name editable.




Figure 7.6: Keil IDE: Add Group

A new source group named “New Group” is added to the project. Let’s rename it to “User Code”. Your project will now look like Figure 7.7.




Figure 7.7: Keil IDE: Updated Project Profile

#### 4. Add Source Code to a Source Group

Let’s add `uart_polling.c` to “System Code” group by double clicking the source group and choose the file from the file window. Double clicking the file name will add the file to the source group. Or you can select the file and click the “Add” button at the lower right corner of the window (See Figure 7.8).




Figure 7.8: Keil IDE: Add Source File to Source Group  
Your project will now look like Figure 7.9.




Figure 7.9: Keil IDE: Updated Project Profile

## 5. Create a new source file

The project does not have a main function yet. We now create a new file by selecting File → New (See Figure 7.10).




Figure 7.10: Keil IDE: Create New File

Before typing anything to the file, save the file and name it “main.c”.

Add main.c to the “Source Code” group. Type the source code as shown in Figure 7.11. Your final project would look like the screen shot in Figure 7.11.

```
#include <LPC17xx.h>
#include "uart_def.h"
#include "uart_polling.h"

int main() {
    SystemInit();
    uart0_init();
    uart1_init();
    uart0_put_string("UART0 - Howdy!\r\n");
    uart1_put_string("UART1 - Hello World!\r\n");
    return 0;
}
```

Figure 7.11: Keil IDE: Final Project Setting

## 7.6 Build the Project Target

To build a target, the main work is to configure the target options.

### 7.6.1 Configure Target Options

Most of the default settings of the target options are good. There are a few options that we need to modify.

1. Bring up the target option configuration window by pressing the target options button (See Figure 7.12).




Figure 7.12: Keil IDE: Target Options Configuration

2. Configure the Target tab as shown in Figure 7.13. We want to use the version 5 arm compiler. If you see the default compiler version is 6, then change it to 5. We also want remove the IRAM2 from the default setting.




Figure 7.13: Keil IDE: Target Options Target Tab Configuration

3. Configure the C/C++ tab as shown in Figure 7.14. To enable c99, we need to check the C99 Mode box. We also want to keep the default optimization level of zero.




Figure 7.14: Keil IDE: Target Options C/C++ Tab Configuration

4. Configure the Linker tab as shown in Figure 7.15. This is to instruct the linker to use the memory layout from the Target tab setting instead of the default memory layout.




Figure 7.15: Keil IDE: Target Options Linker Tab Configuration

- Configure the Output tab so that the created executable will be put into a sub-folder of .\Objects\SIM. Note, when you press the Select Folder for Objects button (see Figure 7.16), the default directory to put the target is the .\Objects folder. You create SIM sub-folder under the default .\Objects folder and select the SIM sub-folder.



Figure 7.16: Keil IDE: Target Options Output Tab Configuration for SIM Target

- Press the “OK” button to finish the target option configuration.

## 7.6.2 Build the Target

To build the target, click the “Build” button (see Figure 7.17).




Figure 7.17: Keil IDE: Build Target

If nothing goes wrong, the build output window at the bottom of the IDE will show a log similar like the one shown in Figure 7.18.

```

Build Output
*** Using Compiler 'V5.06 (build 20)', folder: 'C:\Software\Keil_v5\ARM\ARMCC\Bin'
Build target 'HelloWorld SIM'
assembling startup_LPC17xx.s...
compiling system_LPC17xx.c...
compiling main.c...
compiling uart_polling.c...
linking...
Program Size: Code=924 RO-data=220 RW-data=0 ZI-data=608
".\Objects\SIM\HelloWorld.axf" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:02

```

Figure 7.18: Keil IDE: Build Target

## 7.7 Debug the Target

In theory, you may now load the target by pressing the LOAD button. However please *pause* before you attempt to do it. Our final goal is to build a project that is ready to be released and then load it to the on-chip flash to ship it to the customer. However we will need to do lots of debugging before we reach this goal. Keep flashing the board will greatly shorten the life of the on-chip memory since there is a limited number of times one can flash it. So for development purpose, developers rarely press the LOAD button in the IDE to load the image to the flash memory since each load action writes to the flash memory cells. Most of the time we use the simulator to debug and execute our project. We will also show you a commonly used technique to load the target to RAM, which has a lot longer life span than flash memory, and debug the target on the board by using the ULINK-ME hardware debugger in Section 7.7.2.

### 7.7.1 Debug the Project on Simulator

We will configure our project to use the simulator as the debugger.

1. Open up the target option window and select “Use Simulator” in the Debug tab and set the Dialog DLL and Parameters as shown Figure 7.19. The debug script `SIM.ini` provided in the starter code (see Listing A.1 in Appendix A) is needed to map the second bank of RAM area read and write accessible on the simulator.




Figure 7.19: Keil IDE: Target Options Debug Tab Configuration

2. Press the “debug” button to bring up the debugger interface (See Figure 7.20).



Figure 7.20: Keil IDE: Debug Button

3. Select UART1 and UART2 (see Figure 7.21) from the serial window drop down list so that they appear on simulator (see Figure 7.22). Note that the hardware UART index starts from 0 and the simulator UART index starts from 1. So the UART1 window on simulator is for the UART0 on the board. The UART2 window on simulator is for the UART1 on the board.




Figure 7.21: Keil IDE: Debugging. Enable Serial Window View.




Figure 7.22: Keil IDE: Debugging. Both UART0 and UART1 views are enabled on simulator.

4. Press the “Run” button on the menu to let the program execute (see Figure 7.23). You will see the output of UART0 appearing in UART1 simulator window and the output of UART1 appearing in UART2 simulator window (see Figure 7.24). Note that we moved the UART windows from their default positions on the simulator for better view.




Figure 7.23: Keil IDE: Debugging. The Run Button.




Figure 7.24: Keil IDE: Debugging Output.

- To exit the debugging session, press the “debug” button again (see Figure 7.20).

### 7.7.2 Debug the Project on the Board by In-Memory Execution

When debugging the code on the board, we use the ULINK-ME Cortex Debugger. The code will execute on the board. You will find creating a separate hardware debug target makes the development process easier.

- Press the Managing Project Item button (see Figure 7.25).




Figure 7.25: Keil IDE: Manage Project Items Button

2. Press the New icon to create a new target and name it “HelloWorld RAM”(see Figure 7.26). The new target duplicates the HelloWorld SIM target configuration.




Figure 7.26: Keil IDE: Manage Project Items Window.

3. Switch your target to the newly created RAM target (See Figure 7.27).




Figure 7.27: Keil IDE: Select HelloWorld RAM Target. Configure in-memory code execution as shown in Figure 7.28.




Figure 7.28: Keil IDE: Configure Target Options Target Tab for In-memory Execution.

The default image memory map setting is that the code is executed from the ROM (see Figure 7.13). Since the ROM portion of the code needs to be flashed in order to be executed on the board, this incurs wear-and-tear on the on-chip flash of the LPC1768. Since most attempts to write a functioning RTX will eventually require some more or less elaborate debugging, the flash memory might wear out quickly. Unlike the flash memory stick file systems where the wear is aimed to be uniformly distributed across the memory portion, this flash memory will get used over and over again in the same portion.

The ARM compiler can be configured to have a different starting address. The configuration in Figure 7.28 makes code starting address in RAM.

4. Select the Asm tab and input NO\_CRP in the Conditional Assembly Control Symbols section as shown in Figure 7.29.




Figure 7.29: Keil IDE: RAM Target Asm Configuration.

5. Select the ULINK2/ME Cortex Debugger in the target options Debug tab and use an debug script RAM.ini provided in the starter code (See Figure 7.30) as a initialization file. An initialization file RAM.ini (see Listing A.2 in Appendix A) is needed to do the proper setting of SP, PC and vector table offset register.




Figure 7.30: Keil IDE: Configure ULINK-ME Hardware Debugger.

6. Press the settings button beside the ULINK2/ME Cortex Debugger (see Figure 7.30) and select the Flash Download tab (see Figure 7.31). Remove the LPC17xx

IAP 512kB Flash algorithm to the Programming Algorithm field if it is there.




Figure 7.31: Keil IDE: Flash Download Programming Algorithm Configuration.

7. Select the Utilities tab and select the radio button beside “Use External Tool for Flash Programming” (see Figure 7.32).




Figure 7.32: Keil IDE: Target Option Utilities Configuration for RAM Target.

8. Configure the Output tab so that the created executable will be put into a sub-folder of .\Objects\RAM (see Figure 7.33).




Figure 7.33: Keil IDE: Target Options Output Tab Configuration for RAM Target

9. Press the “OK” button to finish the target option configuration.
10. Build the RAM target by pressing the “Build” button (see Figure 7.17).
11. Open the PuTTY terminals to see the output. You will need a terminal emulator such as PuTTY that talks directly to COM ports in order to see output of the serial port. To find out the two COM ports, open up the device manager and expand the Ports (COM & LPT) line (see Figure 7.34).




Figure 7.34: Device Manager COM Ports

Note the COM port numbers are different for each lab computer. The COM port numbers may also change after a reboot of the computer. An example PuTTY Serial configuration is shown in Figures 7.35 and 7.36.




Figure 7.35: PuTTY Session for Serial Port Communication




Figure 7.36: PuTTY Serial Port Configuration

12. To download the code to the board, *do not press the LOAD button*. Instead, the *debug button* is pressed to initiate a debug session and the RAM.ini file will load the code to the board.
13. Either step through the code or just press the Run button to execute the code till the end. You will see output from your PuTTY terminals (see Figure 7.37).



Figure 7.37: PuTTY Output

## 7.8 Download to ROM

Though we keep discouraging you to download the image to ROM, we walk you through the steps on how to do it to give you a feel of how a project that is ready to be released is loaded to the ROM. We expect that you already fixed your code by debugging the code on board by using the in-memory execution technique we showed you earlier. You should only do the following experiment once or twice. Please use the ROM sparingly.

Switch your target to the “HelloWorld SIM” target (see Figure 7.39). Open up the target option. Select the Debug tab and press the “Settings” button beside the ULINK2/ME Debugger (upper right portion of the window). Select the “Flash Download” tab and check the box “Reset and Run” in the Download Function section (See

Figure 7.38). This will execute the code automatically without the need to press the physical reset button on the board. Add the LPC17xx IAP 512kB Flash algorithm to the Programming Algorithm field if it is not already there. Apply all the changes and close the target options configuration window.




Figure 7.38: Flash Download Reset and Run Setting

To download the code to the on-chip ROM, click the “LOAD” button (see Figure 7.39). The download is through the ULINK-ME. The code automatically runs. You should see the output from PuTTY terminals.




Figure 7.39: Keil IDE: Download Target to Flash

## 7.9 Create a Library Project

The uart polling code is not as convenient to use as the printf. We will show you how to build a simplified printf library so that printf will use the uart polling code to output to the UART #1 of the board. Note this printf is simplified version of the libc printf. It has small code size, hence has limited functionalities. But it is good enough for us to use to develop the lab project. Note the library does not execute by itself. It needs to be linked with an application project. We will show you how to do this in

### 7.9.1 Preparing Directory Structure

- Create a new folder and name it HelloWorld-Multi.
- Copy the entire HelloWorld application folder you created in previous steps to HelloWorld-Multi.
- Create RTX-Lib sub-folder inside HelloWorld-Multi folder.
  - Create src sub-folder inside the RTX-Lib.
  - Create bsp and libu sub-folders inside RTX-Lib\src folder.
  - Copy uart\_polling.c into the bsp sub-folder.
  - Copy printf.c into the libu sub-folder (see Figure 7.40).
- Create include sub-folder inside HelloWorld-Multi folder.
  - Copy printf.h to include folder.
  - Create a bsp sub-folder inside include folder.
  - Create a sub-folder LPC1768 inside include\bsp folder.
  - Copy the following files to the include folder.
    - Copy the uart\*.h files to LPC1768 folder.

Your directory structure should look like what is shown in Figure 7.40. Note we omitted the directory layout of the HelloWorld folder.




Figure 7.40: Directory Structure of a Multi-Project Workspace. The HelloWorld directory layout is omitted.

### 7.9.2 Create a New Library uVision Project

To create a new library uVision project, we follow the same steps of creating the new HelloWorld uVision project. Aside from giving the project a different name, the

big difference is that when asked for configuring the run-time environment, do not select anything, directly click the OK button (see Figure 7.41). Here are the steps.

- Click Project → New uVision Project (See Figure 7.2).
- Select NXP → LPC1700 Series → LPC176x → LPC1768 (See Figure 7.3).
- Do not select anything in the “Manage Run-Time Environment” pop-up window. Directly click the OK button. Compared with the HelloWorld application creation, the difference is that we should leave the CORE and Startup checkbox unchecked, which is the default setting (see Figure 7.41).




Figure 7.41: Directory Structure of a Multi-Project Workspace. The HelloWorld directory layout is omitted.

- Name the project file as `rtx-lib.uvprojx`.

### 7.9.3 Managing Library Project Component

You just finished creating another new project. The following steps are similar as creating your first HelloWorld project except that we are adding different source groups and we are adding different files to each source group. You can always refer Section 7.5 if you forget some of the steps.

1. Rename the Target  
Rename the default “Target 1” to “RTX-Lib”.
2. Rename the Source Group  
Rename the source group to “bsp”. Add a new source group and name it “libu”.

### 3. Add Source Code to a Source Groups

Add `uart_polling.c` to “bsp” source group. Add `printf.c` to “libu” source group. Your project will now look like Figure 7.42.




Figure 7.42: Keil IDE: A Library Project Profile

#### 7.9.4 Configure a Library Target Options

Most of the default settings of the target options are good. There are a few options that we need to modify.

1. Bring up the target option configuration window by pressing the target options button (See Figure 7.12).
2. Configure the Target tab as shown in Figure 7.13. We want to use the default version 5 arm compiler. We also want remove the IRAM2 from the default setting. This is the same as the HelloWorld Application target tab configuration.
3. The most important step is to configure the output to be a library as shown in Figure 7.43




Figure 7.43: Keil IDE: Target Options Output Tab Library Creation Configuration

4. Configure the C/C++ tab as shown in Figure 7.44. In addition to the configuration you did for HellWorld application, you also need to specify the include path so the compiler knows where to find the header files. Note we moved the header files to a separate directory rather than having them in the same directory where the .c files are.




Figure 7.44: Keil IDE: Target Options C/C++ Tab Configuration

5. Configure the Linker tab the same way as you did for the HelloWorld application as shown in Figure 7.15.
6. Leave the rest of tab configurations as default.

### 7.9.5 Build the Library Target

To build the target, press the “Build” button (see Figure 7.17). If nothing goes wrong, the build output window at the bottom of the IDE will show a log similar like the one shown in Figure 7.45. Note the target is a .lib file and is in the default .\Objects directory. A library project cannot be executed. It needs to be linked with an application and the application generates an executable .axf file.

```
Build Output
Build started: Project: rtx-lib
*** Using Compiler 'V5.06 update 6 (build 750)', folder: 'C:\opt\Keil5\ARM\ARMCC\Bin'
*** Note: Rebuilding project, since 'Options->Output->Create Batch File' is selected.
Rebuild target 'RTX-Lib'
compiling printf.c...
compiling uart_polling.c...
Creating Library...
".\Objects\rtx-lib.lib" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:00
```

Figure 7.45: Keil IDE: Build Library Target

## 7.10 Create an Application that Links with a Library

Let's now open up the copied HelloWorld application and remove the System Code group and its associated files from the project explorer window. Then we add a new Lib Group and add the library file `rtx-lib.lib` in the RTX-Lib/Objects to the Lib group (see Figure 7.46).




Figure 7.46: Keil IDE: HelloWorld Application that uses a Library

We then navigate to the `HelloWorld-Multi\HelloWorld\src` folder to remove `printf.[ch]` and `uart*. [ch]` files as shown in Figure 7.47.

Type	Name
C File	main
C File	printf
C File	uart_polling
H File	printf
H File	uart_def
H File	uart_polling

Figure 7.47: Keil IDE: Removing source code files from HelloWorld inside the Helloworld-Multi folder

We need to specify the include path in the C/C++ tab of the target option since now all header files are in a separate folder (see Figure 7.44). And we need to do this update for both the SIM and RAM targets. We are now ready to build the application, just press the build button as usual (see Figure 7.17). You will see the application is built and a `.axf` file is generated (see Figure 7.48). You may either use the debugger to run it on the simulator or on the board as usual.

```

Build Output
Build started: Project: HelloWorld
*** Using Compiler 'V5.06 update 6 (build 750)', folder: 'C:
Build target 'HelloWorld SIM'
linking...
Program Size: Code=1756 RO-data=236 RW-data=8 ZI-data=608
".\Objects\SIM\HelloWorld.axf" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:01

```

Figure 7.48: Keil IDE: Build Output of HelloWorld Application Linked with a Library

## 7.11 Create a Multi-Project Workspace

We now have two projects and they are related to each other. We want to put them into the same workspace. The uVision IDE can put multiple uVision projects into one workspace so that you can switch between projects easily. To create a uVision multi-project workspace, select Project → New Multi-Project Workspace (see Figure 7.49).




Figure 7.49: Keil IDE: Create a New Multi-Project Workspace Menu Item

You will be asked to save the multi-project profile file. Navigate to the HelloWorld-Multi folder and name the profile as HelloWorld-Multi.uvmpw. Then the “Create New Multi-Project Workspace” window appears for you to select individual projects you would like to add to the workspace (see Figure 7.50).




Figure 7.50: Keil IDE: Create a New Multi-Project Workspace Window

Let's first select the library project and then the application project (see Figure 7.51).




Figure 7.51: Keil IDE: Final New Multi-Project Workspace Window

Note that the order the projects are listed in the window is important. It determines the order of projects appearing in the project explorer window. The more important one is that it also determines the build order in batch build setup (see Section 7.12). After you press OK button, your setup should look like Figure 7.52.




Figure 7.52: Keil IDE: Multi-Project Workspace Explorer

To take the full advantage of the IDE feature such as auto-suggesting function names and struct members, you need to make the project where the source code is associated with as the active project. There can only be one active project at a time. You will notice that when the library project is active, the debug button is greyed out. This is normal because a library is not an executable. The HelloWorld application that links with the library is an application that generates an executable. To make a project as the active project, right click the project to bring up the “Set as Active Project” context menu and select it (See Figure 7.52).

## 7.12 Batch Build

In the multi-project workspace, pressing the build button (see Figure 7.17) only builds the active project itself. Most of the time, we want to build all projects. This can be done by using the batch build feature of the IDE. To set up the batch build, select Project → Batch Setup (see Figure 7.53).




Figure 7.53: Keil IDE: Batch Setup Menu Item

We want to build all targets in the workspace (see Figure 7.54). Note the order of build sequence is important. We would like to first build the library, then the targets that are linked with the library. Reversing the order will make your application targets linked with the previously built library. Most of students will get frustrated when their newly built application code does not reflect the change they just made in the library. Not noticing the build order is culprit, one tends to start to move the Keil IDE down on the secrete preferred IDE list. So we would like to bring your attention to this important point. At least this one is not the IDE's fault. When you are puzzled that why the change you made in the library does not appear in the application targets, batch build order is the first thing that you should check.



Figure 7.54: Keil IDE: Batch Setup Window

What if you want to change the build order? You can do so by bringing up the “Manage Multi-Project Workspace” context window to re-order the projects (see Figure 7.55).




Figure 7.55: Keil IDE: Manage Multi-Project Workspace Button

To batch build the workspace, press the batch build button (see Figure 7.56). You can also select Project → Batch Build from the menu to achieve the same purpose.




Figure 7.56: Keil IDE: Batch Build Button

You should watch carefully the build output message in the console window. Pay special attention to the last line of build summary (see Figure 7.57). If you have a compilation error of one of the projects, it shows up in the build summary. A commonly seen mistake is that the library failed to be built (due to syntax error), but students did not notice the error message. Then the application is successfully built, but linked with the previously built library. Hence students do not see the changes they made in the library project and once again too quickly move the IDE further down to their preferred IDE list.

```

Build Output

*** Using Compiler 'V5.06 update 6 (build 750)', folder: 'C:\opt\Keil5\ARM\ARMCC\Bin'
*** Note: Rebuilding project, since 'Options->Output->Create Batch File' is selected.
Rebuild Project 'rtx-lib' - Target 'RTX-Lib'
compiling printf.c...
compiling uart_polling.c...
creating Library...
".\Objects\rtx-lib.lib" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:03

*** Using Compiler 'V5.06 update 6 (build 750)', folder: 'C:\opt\Keil5\ARM\ARMCC\Bin'
Build Project 'HelloWorld' - Target 'HelloWorld SIM'
linking...
Program Size: Code=1756 RO-data=236 RW-data=8 ZI-data=608
".\Objects\SIM\HelloWorld.axf" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:00

*** Using Compiler 'V5.06 update 6 (build 750)', folder: 'C:\opt\Keil5\ARM\ARMCC\Bin'
Build Project 'HelloWorld' - Target 'HelloWorld RAM'
linking...
Program Size: Code=1736 RO-data=236 RW-data=8 ZI-data=608
".\Objects\RAM\HelloWorld.axf" - 0 Error(s), 0 Warning(s).
Build Time Elapsed: 00:00:01

Batch-Build summary: 3 succeeded, 0 failed, 0 skipped - Time Elapsed: 00:00:04

```

Figure 7.57: Keil IDE: Batch Build Output

## 7.13 Using the Library

To use the `printf` in the library we just built, just use the same syntax as the usual `libc printf` function. The `printf` library we have has limitations. It does not support floating point format output. The long format output also does not work properly. However we do not need them. The `%c`, `%d` and `%s` are what we need and they are supported. The `printf` prints to the second serial port by polling. Let's add some code to the `main.c` (see Figure 7.58) to see what it does. Without a memory allocator, we directly write data to the physical memory locations that we know that are free. Note the '`\n`' behaves differently on simulator terminal and the putty terminal (when using the board). The simulator automatically adds a `\r` when '`\n`' presents. The putty terminal does not.

```

38 #include <LPC17xx.h>
39 #include "uart_def.h"
40 #include "uart_polling.h"
41 #include "printf.h"
42
43 int main() {
44     SystemInit();
45     uart0_init();
46     uart1_init();
47     uart0_put_string("UART0 - Howdy!\r\n");
48     uart1_put_string("UART1 - Hello World!\r\n");
49     init_printf(NULL, putc);
50
51     char *p = (void *) 0x2007c000;
52     char *ptr = p;
53     for ( int i = 0; i < 4; i++ ) {
54         *ptr++ = 'A' + i;
55     }
56     *ptr = '\0';
57     printf("p = 0x%x, ptr = 0x%x\n", p, ptr);
58     for ( int i = 0; i < 3; i++ ) {
59         printf("i = %d: %s\r\n", i, p);
60     }
61
62     return 0;
63 }

```

Figure 7.58: The main.c code that uses printf

The output of the program by using the simulator is shown in Figure 7.59.

Figure 7.59: Keil IDE: demonstration of printf using simulator

The output of the program by using the simulator is shown in Figure 7.60.

Figure 7.60: Keil IDE: demonstration of printf on board

Now you may go to Chapter 3 to start adding a memory allocator to your RTX-Lib.

# Chapter 8

## Programming MCB1700

### 8.1 The Thumb-2 Instruction Set Architecture

The Cortex-M3 supports only the Thumb-2 (and traditional Thumb) instruction set. With support for both 16-bit and 32-bit instructions in the Thumb-2 instruction set, there is no need to switch the processor between Thumb state (16-bit instructions) and ARM state (32-bit instructions).

In the RTOS lab, you will need to program a little bit in the assembler language. We introduce a few assembly instructions that you most likely need to use in your project in this section.

The general formatting of the assembler code is as follows:

```
label
    opcode operand1, operand2, ... ; Comments
```

The `label` is optional. Normally the first operand is the destination of the operation (note `STR` is one exception).

Table 8.1 lists some assembly instructions that the RTX project may use. For complete instruction set reference, we refer the reader to Section 34.2 (ARM Cortex-M3 User Guide: Instruction Set) in [4].

### 8.2 ARM Architecture Procedure Call Standard (AAPCS)

The AAPCS (ARM Architecture Procedure Call Standard) defines how subroutines can be separately written, separately compiled, and separately assembled to work together. The C compiler follows the AAPCS to generate the assembly code. Table 8.2 lists registers used by the AAPCS.

Registers R0-R3 are used to pass parameters to a function and they are not preserved. The compiler does not generate assembler code to preserve the values of

Mnemonic	Operands/Examples	Description
LDR	$Rt, [Rn, \#offset]$	Load Register with word
	LDR R1, [R0, #24]	Load word value from memory address R0+24 into R1
LDM	$Rn\{!\}, reglist$	Load Multiple registers
	LDM R4, {R0 – R1}	Load word value from memory address R4 to R0, increment the address, load the value from the updated address to R1.
STR	$Rt, [Rn, \#offset]$	Store Register word
	STR R3, [R2, R6]	Store word in R3 to memory address R2+R6
	STR R1, [SP, #20]	Store word in R1 to memory address SP+20
MRS	$Rd, spec\_reg$	Move from special register to general register
	MRS R0, MSP	Read MSP into R0
	MRS R0, PSP	Read PSP into R0
MSR	$spec\_reg, Rm$	Move from general register to special register
	MSR MSP, R0	Write R0 to MSP
	MSR PSP, R0	Write R0 to PSP
PUSH	$reglist$	Push registers onto stack
	PUSH {R4 – R11, LR}	push in order of decreasing the register numbers
POP	$reglist$	Pop registers from stack
	POP {R4 – R11, PC}	pop in order of increasing the register numbers
BL	$label$	Branch with Link
	BL func	Branch to address labeled by func, return address stored in LR
BLX	$Rm$	Branch indirect with link
	BLX R12	Branch with link and exchange (Call) to an address stored in R12
BX	$Rm$	Branch indirect
	BX LR	Branch to address in LR, normally for function call return

Table 8.1: Assembler instruction examples

Register	Synonym	Special	Role in the procedure call standard
r15		PC	The Program Counter.
r14		LR	The Link Register.
r13		SP	The Stack Pointer (full descending stack).
r12		IP	The Intra-Procedure-call scratch register.
r11	v8		Variable-register 8.
r10	v7		Variable-register 7.
r9		v6 SB TR	Platform register. The meaning of this register is defined by platform standard.
r8	v5		Variable-register 5.
r7	v4		Variable-register 4.
r6	v3		Variable-register 3.
r5	v2		Variable-register 2.
r4	v1		Variable-register 1.
r3	a4		argument / scratch register 4
r2	a3		argument / scratch register 3
r1	a2		argument / result / scratch register 2
r0	a1		argument / result / scratch register 1

Table 8.2: Core Registers and AAPCS Usage

these registers. R0 is also used for return value of a function.

Registers R4-R11 are preserved by the called function. If the compiler generated assembler code uses registers in R4-R11, then the compiler generate assembler code to automatically push/pop the used registers in R4-R11 upon entering and exiting the function.

R12-R15 are special purpose registers. A function that has the `__svc_indirect` keyword makes the compiler put the first parameter in the function to R12 followed by an SVC instruction. R13 is the stack pointer (SP). R14 is the link register (LR), which normally is used to save the return address of a function. R15 is the program counter (PC).

Note that the exception stack frame automatically backs up R0-R3, R12, LR and PC together with the xPSR. This allows the possibility of writing the exception handler in purely C language without the need of having a small piece of assembly code to save/restore R0-R3, LR and PC upon entering/exiting an exception handler routine.

### 8.3 Cortex Microcontroller Software Interface Standard (CMSIS)

The Cortex Microcontroller Software Interface Standard (CMSIS) was developed by ARM. It provides a standardized access interface for embedded software products (see Figure 8.1). This improves software portability and re-usability. It enables soft-

ware solution suppliers to develop products that can work seamlessly with device libraries from various silicon vendors [3].




Figure 8.1: Role of CMSIS[6]

The CMSIS uses standardized methods to organize header files that makes it easy to learn new Cortex-M microcontroller products and improve software portability. With the `<device>.h` (e.g. `LPC17xx.h`) and system startup code files (e.g., `startup_LPC17xx.s`), your program has a common way to access

- **Cortex-M processor core registers** with standardized definitions for NVIC, SysTick, MPU registers, System Control Block registers , and their core access functions (see `core_cm * .[ch]` files).
- **system exceptions** with standardized exception number and handler names to allow RTOS and middleware components to utilize system exceptions without having compatibility issues.
- **intrinsic functions with standardized name** to produce instructions that cannot be generated by IEC/ISO C.
- **system initialization** by common methods for each MCU. Fore example, the standardized `SystemInit()` function to configure clock.
- **system clock frequency** with standardized variable named as `SystemFrequency` defined in the device driver.
- **vendor peripherals** with standardized C structure.

### 8.3.1 CMSIS files

The CMSIS is divided into multiple layers (See Figure 8.2). For each device, the MCU vendor provides a device header file `<device>.h` (e.g., `LPC17xx.h`) which pulls in additional header files required by the device driver library and the Core Peripheral Access Layer (see Figure 8.3).




Figure 8.2: CMSIS Organization[3]

By including the `<device>.h` (e.g., `LPC17xx.h`) file into your code file. The first step to initialize the system can be done by calling the CMSIS function as shown in Listing 8.1.

```
SystemInit(); // Initialize the MCU clock
```

Listing 8.1: CMSIS SystemInit()

The CMSIS compliant device drivers also contain a startup code (e.g., `startup_LPC17xx.s`), which include the vector table with standardized exception handler names (See Section 8.3.3).

### 8.3.2 Cortex-M Core Peripherals

We only introduce the NVIC programming in this section. The Nested Vectored Interrupt Controller (NVIC) can be accessed by using CMSIS functions (see Figure 8.4). As an example, the following code enables the UART0 and TIMER0 interrupt

```
NVIC_EnableIRQ(UART0_IRQn); // UART0_IRQn is defined in LPC17xx.h
NVIC_EnableIRQ(TIMER0_IRQn); // TIMER0_IRQn is defined in LPC17xx.h
```

### 8.3.3 System Exceptions

Writing an exception handler becomes very easy. One just defines a function that takes no input parameter and returns void. The function takes the name of the standardized exception handler name as defined in the startup code (e.g., `startup_LPC17xx.s`).




Figure 8.3: CMSIS Organization[3]

Function definition		Description
void	<b>NVIC_SystemReset</b> ( void )	Resets the whole system including peripherals.
void	<b>NVIC_SetPriorityGrouping</b> ( uint32_t priority_grouping )	Sets the priority grouping.
uint32_t	<b>NVIC_GetPriorityGrouping</b> ( void )	Returns the value of the current priority grouping.
void	<b>NVIC_EnableIRQ</b> ( IRQn_Type IRQn )	Enables the interrupt IRQn.
void	<b>NVIC_DisableIRQ</b> ( IRQn_Type IRQn )	Disables the interrupt IRQn.
void	<b>NVIC_SetPriority</b> ( IRQn_Type IRQn, int32_t priority )	Sets the priority for the interrupt IRQn.
uint32_t	<b>NVIC_GetPriority</b> ( IRQn_Type IRQn )	Returns the priority for the specified interrupt.
void	<b>NVIC_SetPendingIRQ</b> ( IRQn_Type IRQn )	Sets the interrupt IRQn pending.
IRQn_Type	<b>NVIC_GetPendingIRQ</b> ( IRQn_Type IRQn )	Returns the pending status of the interrupt IRQn.
void	<b>NVIC_ClearPendingIRQ</b> ( IRQn_Type IRQn )	Clears the pending status of the interrupt IRQn, if it is not already running or active.
IRQn_Type	<b>NVIC_GetActive</b> ( IRQn_Type IRQn )	Returns the active status for the interrupt IRQn.

Figure 8.4: CMSIS NVIC Functions[3]

The following listing shows an example to write the UART0 interrupt handler entirely in C.

```

void UART0_Handler (void)
{
    // write your IRQ here
}

```

Another way is to use the embedded assembly code:

Instruction	CMSIS Intrinsic Function	
CPSIE I	void __enable_irq(void)	
CPSID I	void __disable_irq(void)	
Special Register	Access	CMSIS Function
CONTROL	Read	uint32_t __get_CONTROL(void)
	Write	void __set_CONTROL(uint32_t value)
MSP	Read	uint32_t __get_MSP(void)
	Write	void __set_MSP(uint32_t value)
PSP	Read	uint32_t __get_PSP(void)
	Write	void __set_PSP(uint32_t value)

Table 8.3: CMSIS intrinsic functions defined in `core_cmFunc.h`

```

__asm void UART0_Handler(void)
{
    ; do some asm instructions here
    BL __cpp(a_c_function) ; a_c_function is a regular C function
    ; do some asm instructions here,
}

```

### 8.3.4 Intrinsic Functions

ANSI cannot directly access some Cortex-M3 instructions. The CMSIS provides intrinsic functions that can generate these instructions. The CMSIS also provides a number of functions for accessing the special registers using MRS and MSR instructions. The intrinsic functions are provided by the RealView Compiler. Table 8.3 lists some intrinsic functions that your RTOS project most likely will need to use. We refer the reader to Tables 613 and 614 one page 650 in Section 34.2.2 of [4] for the complete list of intrinsic functions.

### 8.3.5 Vendor Peripherals

All vendor peripherals are organized as C structure in the `<device>.h` file (e.g., `LPC17xx.h`). For example, to read a character received in the RBR of UART0, we can use the following code.

```

unsigned char ch;
ch = LPC_UART0->RBR; // read UART0 RBR and save it in ch

```

## 8.4 Accessing C Symbols from Assembly

Both inline and embedded assembly are supported in MDK5. We will mainly using embedded assembly in this lab. To write an embedded assembly function, you need to use the `__asm` keyword. For example the the function “`embedded_asm_function`” in Listing 8.3 is an embedded assembly function. You can only put assembly instructions inside this function.

The `__cpp` keyword allows one to access C compile-time constant expressions, including the addresses of data or functions with external linkage, from the assembly code. The expression inside the `__cpp` can be one of the followings:

- A global variable defined in C. In Listing 8.2, we have two C global variables `g_pcb` and `g_var`. We can use the `__cpp` to access them as shown in Listing 8.3. Note to access the value of a variable, it needs to be a constant variable. For a non-constant variable, the assembly code access the address of the variable.

```
#define U32 unsigned int
#define SP_OFFSET 4

typedef struct pcb {
    struct pcb *mp_next;
    U32 *mp_sp; // 4 bytes offset from the starting address of
                 // this structure
    //other variables...
} PCB;

PCB g_pcb;
const U32 g_var;
```

Listing 8.2: Example of accessing C global variables from assembly. The C code.

```
__asm embedded_asm_function(void) {
    LDR R3,=__cpp(&g_pcb) ; load R3 with the address of g_pcb
    LDM R3, {R1, R2}      ; load R1 with g_pcb.mp_next
                           ; load R2 with g_pcb.mp_sp
    LDR R4,=__cpp(g_var) ; load R4 with the value of g_var, which is
                           a constant
    STR R4, [R3, #SP_OFFSET] ; write R4 value to g_pcb.mp_sp
}
```

Listing 8.3: Example of accessing global variable from assembly

- A C function. In Listing 8.4, `a_c_function` is a function written in C. We can invoke this function by using the assembly language.

```
extern void a_c_function(void);
...
__asm embedded_asm_function(void) {
    ;.....
    BL __cpp(a_c_function) ; a_c_function is regular C function
```

```
    ;.....  
}
```

Listing 8.4: Example of accessing c function from assembly

- A constant expression in the range of 0 – 255 defined in C. In Listing 8.5, `g_flag` is such a constant. We can use `MOV` instruction on it. Note the `MOV` instruction only applies to immediate constant value in the range of 0 – 255.

```
unsigned char const g_flag;  
  
__asm embedded_asm_function(void) {  
    ;.....  
    MOV R4, #__cpp(g_flag) ; load g_flag value into R4  
    ;.....  
}
```

Listing 8.5: Example of accessing constant from assembly

You can also use the `IMPORT` directive to import a C symbol in the embedded assembly function and then start to use the imported symbol just as a regular assembly symbol (see Listing 8.6).

```
void a_c_function (void) {  
    // do something  
}  
  
__asm embedded_asm_add(void) {  
    IMPORT a_c_function ; a_c_function is a regular C function  
    BL a_c_function ; branch with link to a_c_function  
}
```

Listing 8.6: Example of using `IMPORT` directive to import a C symbol.

Names in the `__cpp` expression are looked up in the C context of the `__asm` function. Any names in the result of the `__cpp` expression are mangled as required and automatically have `IMPORT` statements generated from them.

## 8.5 SVC Programming: Writing an RTX API Function

A function in RTX API requires a service from the operating system. It needs to be implemented through the proper gateway by *trapping* from the user level into the kernel level. On Cortex-M3, the `SVC` instruction is used to achieve this purpose.

The basic idea is that when a function in RTX API is called from the user level, this function will trigger an `SVC` instruction. The `SVC_Handler`, which is the CM-SIS standardized exception handler for `SVC` exception will then invoke the kernel function that provides the actual service (see Figure 8.5). Effectively, the RTX API function is a wrapper that invokes `SVC` exception handler and passes corresponding kernel service operation information to the `SVC` handler.




Figure 8.5: SVC as a Gateway for OS Functions [6]

The kernel needs to know which system call maps to which kernel functions call. We can use different SVC number for different system calls if there are sufficient number of SVC numbers the instruction supports. We can use a single SVC number as system call entry to kernel and then use register R12 to encode the information for the kernel to find the corresponding kernel function for a system call.

To generate an SVC instruction, there are two methods. One is to directly program at assembly instruction level. The other one is to use arm compiler-specific keywords to let the compiler generate SVC instructions.

### 8.5.1 Programming in Assembly Language

We can use the embedded assembly to write SVC instruction directly. Assume we want to create a system call `void *sys_func(size_t size)` and the kernel counter part of this system call is `void *k_sys_func(size_t t)`. One way of implementation is to assign an SVC number, say `0x0` to `sys_func`. Listing 8.7 shows one implementation.

```
__asm void *sys_func(size_t size) {
    LDR R12,=__cpp(k_sys_func)
    ; code fragment omitted
    SVC 0
    BX LR
    ALIGN
}
```

Listing 8.7: Code Snippet of `sys_func`

The corresponding kernel function is a C function `k_sys_func`. This function entry point is loaded to register `r12`. Then `SVC 0` causes an SVC exception with immediate number 0. In the SVC exception handler, we can then branch with link and exchange to the address stored in `r12`. Listing 8.8 is an excerpt of `SVC_Handler` written in assembly.

```

__asm void SVC_Handler(void) {
    MRS R0, PSP
    ; code that may use R0-R3 and R12 for computation
    ; Extract SVC number, if SVC 0, then do the following
    LDM R0, {R0-R3, R12}; Read R0-R3, R12 from stack

    ; code to save cpu registers omitted

    BLX R12 ; R12 contains the kernel function entry point

    ; code to restore registers omitted
    ; code to handle return value of C function omitted
    MVN LR, #:NOT:0xFFFFFFF; set EXC_RETURN, thread mode, PSP
    BX LR
}

```

Listing 8.8: Code Snippet of SVC\_Handler

### 8.5.2 Programming in C with ARM Compiler Keywords

The second method is to ask the compiler to generate the SVC instruction from C code. The ARM compiler provides two keywords. One is `__svc` and the other is `__svc_indirect`.

The `__svc` keyword declares a *SuperVisor Call* (SVC) function taking up to four integer-like arguments and returning up to four results in a `value_in_regs` structure [1]. The immediate value used in the SVC needs to be provided to the compiler. The syntax of it is as follows:

```

__svc(int svc_num) return_type function_name([argument-list]);

```

Listing 8.9: `__svc` compiler keyword syntax

This causes function invocations to be compiled inline as an AAPCS-compliant operation that behaves similarly to a normal call to a function. The `__value_in_regs` qualifier can be used to specify a small structure of up to 16 bytes in registers for return, rather than by the usual structure-passing mechanism defined in the AAPCS.

The following C code creates a system call of `void *sys_call(size_t size)`, the compiler generates the SVC 0 instruction. This is the mechanism we will use in lab.

```

#define SVC_SYS_CALL 0
__svc(0) void *sys_call(size_t size);

```

Listing 8.10: `__svc` compiler keyword example

Another way of making the compiler to generate SVC instructions is to use the `__svc_indirect` keyword which passes an operation code to the SVC handler in

`r12` [1]. This keyword is a function qualifier. The two inputs we need to provide to the compiler are

- `svc_num`, the immediate value used in the SVC instruction and
- `op_num`, the value passed in `r12` to the handler to determine the function to perform. The following is the syntax of an indirect SVC.

```
__svc_indirect(int svc_num)
    return_type function_name(int op_num[, argument-list]);
```

Listing 8.11: `__svc_indirect` compiler keyword syntax

The SVC handler must make use of the `r12` value to select the required operation. Using the example system call `void *sys_call(size_t size)` again, the following code is relevant to the implementation of the function so that it will use SVC 0 to enter the SVC handler with the corresponding kernel function address loaded in R12.

```
#define __SVC_0 __svc_indirect(0)
extern void *k_sys_call(size_t size);
#define sys_call(size) _sys_call((U32)k_sys_call, size);
extern void *_sys_call(U32 p_func, size_t size) __SVC_0;
```

Listing 8.12: `__svc_indirect` compiler keyword example

The compiler generates two assembly instructions

```
LDR.W r12, [pc, #offset]; Load k_sys_call into r12
SVC 0x00
```

The `SVC_handler` in Listing 8.8 then can be used to handle the SVC 0 exception.

## 8.6 UART Programming

The ultimate reference of LPC1768 UART is chapters 15 and 16 of [4]. There are four UARTs on the chip. We use UART0 and UART1. The UART data transmission can be interrupt driven or polled. In this project, we configure UART0 to be interrupt driven for both receiving and transmitting. UART1 is configured to use polling for both data receiving and transmitting.

The LPC1768 UART receiver and transmitter have a 16-element FIFO each and they are referred as RX FIFO and TX FIFO respectively. The Receiver Buffer Register (RBR) is the top byte (i.e. the oldest byte) of the RX FIFO. The Transmit Holding Register (THR) is the top byte (i.e. the newest byte) of the TX FIFO. To write to the THR,

one needs to make sure the THR is empty. Otherwise, the write will overwrite the byte in THR which is not shifted out by the transmit shift register. When programming the UART by polling, one can poll the status bits in the Line Status Register (LSR). When programming the UART as interrupt-driven, the interrupt is the FIFO status indicator.

To program a UART on MCB1700 board, one first needs to configure the UART by following the steps listed in Section 15.1 in [4] (referred as LPC17xx\_UM in the sample code comments). Listings 8.13, 8.14 8.15, and 8.16 give one possible implementation of programming UART0 interrupts. This implementation configures the RX FIFO interrupt to be triggered when one character is received by the RX FIFO. The transmit interrupt is triggered when the transmit holding register becomes empty. The RX FIFO interrupt is always on and the TX FIFO interrupt is turned off when there are no data to transmit by the interrupt handler and turned back on when there are data to transmit by the main program. The UART Interrupt Enable Register (IER) controls the UART device level interrupt source setting.

```

/********************* uart_def.h *****/
* @file uart_def.h
***** ifndef UART_DEF_H_
#define UART_DEF_H_

/* The following macros are from NXP uart.h */
#define IER_RBR    0x01
#define IER_THRE   0x02
#define IER_RLS    0x04

#define IIR_PEND   0x01
#define IIR_RLS    0x03
#define IIR_RDA    0x02
#define IIR_CTI    0x06
#define IIR_THRE   0x01

#define LSR_RDR    0x01
#define LSR_OE     0x02
#define LSR_PE     0x04
#define LSR_FE     0x08
#define LSR_BI     0x10
#define LSR_THRE   0x20
#define LSR_TEMT   0x40
#define LSR_RXFE   0x80

#define BUFSIZE    0x40
/* end of NXP uart.h file reference */

/* convenient macro for bit operation */
#define BIT(X)      ( 1U << (X) )

/*

```

```

8 bits, no Parity, 1 Stop bit

0x83 = 1000 0011 = 1 0 00 0 0 11
LCR[7] =1 enable Divisor Latch Access Bit DLAB
LCR[6] =0 disable break transmission
LCR[5:4]=00 odd parity
LCR[3] =0 no parity
LCR[2] =0 1 stop bit
LCR[1:0]=11 8-bit char len
See table 279, pg306 LPC17xx_UM
*/
#define UART_8N1 0x83

#ifndef NULL
#define NULL 0
#endif

#endif /* !UART_DEF_H */

```

Listing 8.13: UART0 IRQ Code uart\_def.h

```

/********************************************//**
* @file uart_irq.h
*****
#ifndef UART_IRQ_H_
#define UART_IRQ_H_

/* typedefs */
#include <stdint.h>
#include "uart_def.h"

/* initialize the n_uart to use interrupt */
int uart_irq_init(int n_uart);

#endif /* ! UART_IRQ_H */

```

Listing 8.14: UART0 IRQ Code uart\_irq.h

```

/********************************************//**
* @file uart_irq.c
* @brief UART IRQ handler. It receives input char through RX interrupt
*        and then writes a string containing the input char through
*        TX interrupts.
*****
#include <LPC17xx.h>
#include "uart_irq.h"
#include "uart_polling.h"
#ifdef DEBUG_0
#include "printf.h"
#endif

uint8_t g_buffer[] = "You Typed a Q\r\n";
uint8_t *gp_buffer = g_buffer;

```

```

uint8_t g_send_char = 0;
uint8_t g_char_in;
uint8_t g_char_out;

/*
 ****
 * @brief: initialize the n_uart
 * @note: It only supports UART0.
 *        It can be easily extended to support UART1 IRQ.
 *        The step number in the comments matches the item number
 *        in Section 14.1 on pg 298 of LPC17xx_UM
 ****
 */
int uart_irq_init(int n_uart) {

    LPC_UART_TypeDef *pUart;

    if (n_uart == 0) {
        /*
         Steps 1 & 2: system control configuration.
         Under CMSIS, system_LPC17xx.c does these two steps

        -----
        Step 1: Power control configuration.
        See table 46 pg63 in LPC17xx_UM
        -----
        Enable UART0 power, this is the default setting
        done in system_LPC17xx.c under CMSIS.
        Enclose the code for your reference
        //LPC_SC->PCONP |= BIT(3);

        -----
        Step2: Select the clock source.
        Default PCLK=CCLK/4 , where CCLK = 100MHZ.
        See tables 40 & 42 on pg56-57 in LPC17xx_UM.
        -----
        Check the PLL0 configuration to see how XTAL=12.0MHZ
        gets to CCLK=100MHZin system_LPC17xx.c file.
        PCLK = CCLK/4, default setting after reset.
        Enclose the code for your reference
        //LPC_SC->PCLKSEL0 &= ~(BIT(7)|BIT(6));

        -----
        Step 5: Pin Ctrl Block configuration for TXD and RXD
        See Table 79 on pg108 in LPC17xx_UM.
        -----
        Note this is done before Steps3-4 for coding purpose.
        */

        /* Pin P0.2 used as TXD0 (Com0) */
        LPC_PINCON->PINSEL0 |= (1 << 4);

        /* Pin P0.3 used as RXD0 (Com0) */

```

```

LPC_PINCON->PINSEL0 |= (1 << 6);

pUart = (LPC_UART_TypeDef *) LPC_UART0;

} else if ( n_uart == 1) {

/* see Table 79 on pg108 in LPC17xx_UM */
/* Pin P2.0 used as TXD1 (Com1) */
LPC_PINCON->PINSEL4 |= (2 << 0);

/* Pin P2.1 used as RXD1 (Com1) */
LPC_PINCON->PINSEL4 |= (2 << 2);

pUart = (LPC_UART_TypeDef *) LPC_UART1;

} else {
    return 1; /* not supported yet */
}

/*
-----
Step 3: Transmission Configuration.
    See section 14.4.12.1 pg313-315 in LPC17xx_UM
    for baud rate calculation.
-----
*/
/* Step 3a: DLAB=1, 8N1 */
pUart->LCR = UART_8N1; /* see uart.h file */

/* Step 3b: 115200 baud rate @ 25.0 MHZ PCLK */
pUart->DLM = 0; /* see table 274, pg302 in LPC17xx_UM */
pUart->DLL = 9; /* see table 273, pg302 in LPC17xx_UM */

/* FR = 1.507 ~ 1/2, DivAddVal = 1, MulVal = 2
   FR = 1.507 = 25MHZ/(16*9*115200)
   see table 285 on pg312 in LPC_17xxUM
*/
pUart->FDR = 0x21;

/*
-----
Step 4: FIFO setup.
    see table 278 on pg305 in LPC17xx_UM
-----
enable Rx and Tx FIFOs, clear Rx and Tx FIFOs
Trigger level 0 (1 char per interrupt)
*/
pUart->FCR = 0x07;

/* Step 5 was done between step 2 and step 4 a few lines above */

```

```

/*
-----
Step 6 Interrupt setting and enabling
-----
*/
/* Step 6a:
   Enable interrupt bit(s) wihtin the specific peripheral register.
   Interrupt Sources Setting: RBR, THRE or RX Line Stats
   See Table 50 on pg73 in LPC17xx_UM for all possible UART0 interrupt
   sources
   See Table 275 on pg 302 in LPC17xx_UM for IER setting
*/
/* disable the Divisior Latch Access Bit DLAB=0 */
pUart->LCR &= ~(BIT(7));

/* enable RBR and RLS interrupts */
pUart->IER = IER_RBR | IER_RLS;

/* Step 6b: set UART interrupt priority and enable the UART interrupt
   from the system level */
if ( n_uart == 0 ) {
    /* UART0 IRQ priority setting */
    NVIC_SetPriority(UART0_IRQn, 0x08);
    NVIC_EnableIRQ(UART0_IRQn);
} else if ( n_uart == 1 ) {
    NVIC_SetPriority(UART1_IRQn, 0x08);
    NVIC_EnableIRQ(UART1_IRQn);
} else {
    return 1; /* not supported yet */
}

//pUart->THR = '\0';
return 0;
}

/**
 * @brief: use CMSIS ISR for UART0 IRQ Handler
 * NOTE: This example shows how to save/restore all registers rather than
   just
 *      those backed up by the exception stack frame. We add extra
 *      push and pop instructions in the assembly routine.
 *      The actual c_UART0_IRQHandler does the rest of irq handling
 */
__asm void UART0_IRQHandler(void)
{
    PRESERVE8
    IMPORT c_UART0_IRQHandler
    CPSID I
    PUSH{r4-r11, lr}
    BL c_UART0_IRQHandler
    CPSIE I
    POP{r4-r11, pc}
}

```

```

}

/***
 * @brief: c UART0 IRQ Handler
 */
void c_UART0_IRQHandler(void)
{
    uint8_t IIR_IntId; /* Interrupt ID from IIR */
    LPC_UART_TypeDef *pUart = (LPC_UART_TypeDef *)LPC_UART0;

#ifdef DEBUG_0
    uart1_put_string("Entering c_UART0_IRQHandler\r\n");
#endif // DEBUG_0

    /* Reading IIR automatically acknowledges the interrupt */
    IIR_IntId = (pUart->IIR) >> 1; /* skip pending bit in IIR */
    if (IIR_IntId & IIR_RDA) { /* Receive Data Available */
        /* Read UART. Reading RBR will clear the interrupt */
        g_char_in = pUart->RBR;
#ifdef DEBUG_0
        uart1_put_string("Reading a char = ");
        uart1_put_char(g_char_in);
        uart1_put_string("\r\n");
#endif /* DEBUG_0 */
        g_buffer[12] = g_char_in; /* nasty hack */
        g_send_char = 1;
    } else if (IIR_IntId & IIR_THRE) {
        /* THRE Interrupt, transmit holding register becomes empty */
        if (*gp_buffer != '\0' ) { // not end of the string yet
            g_char_out = *gp_buffer;
#endif /* DEBUG_0 */
#ifdef DEBUG_0
            printf("Writing a char = %c \r\n", g_char_out);
#endif /* DEBUG_0 */
            pUart->THR = g_char_out;
            gp_buffer++;
        } else { // end of the string
#endif /* DEBUG_0 */
#ifdef DEBUG_0
            uart1_put_string("Finish writing. Turning off IER_THRE\r\n");
#endif /* DEBUG_0 */
            pUart->IER &= ~IER_THRE; // clear the IER_THRE bit
            gp_buffer = g_buffer; // reset the buffer
        }
    } else { /* not implemented yet */
#endif /* DEBUG_0 */
#ifdef DEBUG_0
        uart1_put_string("Should not get here!\r\n");
#endif /* DEBUG_0 */
        return;
    }
}
/*
=====
* END OF FILE
=====

```

```
 */
```

Listing 8.15: UART0 IRQ Code uart\_irq.c

```
/* **** */
* @file      main_uart_irq.c
* @brief     Echoing user input through UART0 by interrupt.
*           uart1, a debugging terminal, is by polling.
* @note      The RLS and RBR interrupts are always on.
*           The THRE interrupt is only on when we need to
*           transmit data stream.
* ****

#include <LPC17xx.h>
#include "uart_irq.h"
#include "uart_polling.h"
#include "printf.h"

extern uint8_t g_send_char;
extern uint8_t g_char_in;

int main()
{
    LPC_UART_TypeDef *pUart;

    SystemInit();
    __disable_irq();

    uart_irq_init(0); // uart0 interrupt driven, for RTX console
    uart_init(1); // uart1 polling, for debugging
    init_printf(NULL, putc); // printf uses the polling terminal

    __enable_irq();

    uart1_put_string("COM1> Type a character at COM0 terminal\n\r");

    pUart = (LPC_UART_TypeDef *) LPC_UART0;
    while( 1 ) {
        if (g_send_char == 1) { // This flag is set by the IRQ handler upon an
            //RX interrupt
            //pUart->THR &= ~IER_THRE;// turn off TX interrupt if it is on.
            // But in this example, TX interrupt is off by the time we reach
            // here
            pUart->THR = g_char_in; // the THR must be empty at this moment
            pUart->IER |= IER_THRE; // turn on the TX interrupt
            g_send_char = 0; // clear the flag
        }
    }
}
```

Listing 8.16: UART0 IRQ Code main\_uart\_irq.c

Listings 8.17 and 8.18 give one sample implementation of programming UART0

by polling.

```
/********************************************//**  
* @file      uart_polling.h  
* @brief     uart polling header file  
*****  
  
#ifndef UART_POLLING_H_  
#define UART_POLLING_H_  
  
#include <stdint.h> /* typedefs */  
#include "uart_def.h"  
  
#define uart0_init() uart_init(0)  
#define uart0_get_char() uart_get_char(0)  
#define uart0_put_char(c) uart_put_char(0,c)  
#define uart0_put_string(s) uart_put_string(0,s)  
  
#define uart1_init() uart_init(1)  
#define uart1_get_char() uart_get_char(1)  
#define uart1_put_char(c) uart_put_char(1,c)  
#define uart1_put_string(s) uart_put_string(1,s)  
  
int uart_init(int n_uart); /* initialize the n_uart */  
int uart_get_char(int n_uart); /* read a char from the n_uart */  
int uart_put_char(int n_uart, char c); /* write a char to n_uart */  
int uart_put_string(int n_uart, char *s);/* write a string to n_uart */  
void putc(void *p, char c); /* call back function for printf, use uart1  
 */  
  
#endif /* ! UART_POLLING_H_ */
```

Listing 8.17: UART0 Polling Code uart\_polling.h

```
/********************************************//**  
* @file      uart_polling.c  
* @brief     polling UART to send and receive data  
* @note      the code handles UART0/1  
*****  
  
#include <LPC17xx.h>  
#include "uart_polling.h"  
  
*****  
* @brief: initialize the n_uart  
* @param: n_uart 0 for UART 0 and 1 for UART1  
*****  
  
int uart_init(int n_uart) {  
  
    LPC_UART_TypeDef *pUart; // ptr to memory mapped device UART, check  
                           // LPC17xx.h for UART register C structure overlay  
  
    if (n_uart == 0) {
```

```

/*
Step 1: system control configuration

step 1a: power control configuration, table 46 pg63
enable UART0 power, this is the default setting
also already done in system_LPC17xx.c
enclose the code below for reference
LPC_SC->PCONP |= BIT(3);

step 1b: select the clock source, default PCLK=CCLK/4 , where
          CCLK = 100MHZ.
tables 40 and 42 on pg56 and pg57
Check the PLL0 configuration to see how XTAL=12.0MHZ gets to CCLK
          =100MHZ
in system_LPC17xx.c file
enclose code below for reference
LPC_SC->PCLKSEL0 &= ~(BIT(7)|BIT(6)); // PCLK = CCLK/4, default
          setting after reset

Step 2: Pin Ctrl Block configuration for TXD and RXD
Listed as item #5 in LPC_17xxum UART0/2/3 manual pag298
*/
LPC_PINCON->PINSEL0 |= (1 << 4); /* Pin P0.2 used as TXD0 (Com0) */
LPC_PINCON->PINSEL0 |= (1 << 6); /* Pin P0.3 used as RXD0 (Com0) */

pUart = (LPC_UART_TypeDef *) LPC_UART0;

} else if (n_uart == 1) {
    LPC_PINCON->PINSEL4 |= (2 << 0); /* Pin P2.0 used as TXD1 (Com1) */
    LPC_PINCON->PINSEL4 |= (2 << 2); /* Pin P2.1 used as RXD1 (Com1) */

    pUart = (LPC_UART_TypeDef *) LPC_UART1;

} else {
    return -1; /* not supported yet */
}

/* Step 3: Transmission Configuration */

/* step 3a: DLAB=1, 8N1 */
pUart->LCR = UART_8N1;

/* step 3b: 115200 baud rate @ 25.0 MHZ PCLK */
pUart->DLM = 0;
pUart->DLL = 9;
pUart->FDR = 0x21; /* FR = 1.507 ~ 1/2, DivAddVal = 1, MulVal = 2 */
/* FR = 1.507 = 25MHZ/(16*9*115200) */
pUart->LCR &= ~(BIT(7)); /* disable the Division Latch Access Bit DLAB
                           =0 */

return 0;
}

```

```

/********************* / **
 * @brief: read a char from the n_uart, blocking read
***** / */

int uart_get_char(int n_uart)
{
    LPC_UART_TypeDef *pUart;

    if (n_uart == 0) {
        pUart = (LPC_UART_TypeDef *) LPC_UART0;
    } else if (n_uart == 1) {
        pUart = (LPC_UART_TypeDef *) LPC_UART1;
    } else {
        return -1; /* UART2,3 not supported yet */
    }

    /* polling the LSR RDR (Receiver Data Ready) bit to wait it is not
       empty */
    while (!(pUart->LSR & LSR_RDR));
    return (pUart->RBR);
}

/********************* / **
 * @brief: write a char c to the n_uart
***** / */

int uart_put_char(int n_uart, char c)
{
    LPC_UART_TypeDef *pUart;

    if (n_uart == 0) {
        pUart = (LPC_UART_TypeDef *) LPC_UART0;
    } else if (n_uart == 1) {
        pUart = (LPC_UART_TypeDef *) LPC_UART1;
    } else {
        return -1; // UART2,3 not supported
    }

    /* polling LSR THRE bit to wait it is empty */
    while (!(pUart->LSR & LSR_THRE));
    return (pUart->THR = c); /* write c to the THR */
}

/********************* / **
 * @brief write a string to UART
***** / */

int uart_put_string(int n_uart, char *s)
{
    if (n_uart > 1) return -1; /* only uart0, 1 are supported for now */
    while (*s != 0) { /* loop through each char in the string */
        uart_put_char(n_uart, *s++); /* print the char, then ptr increments
                                         */
    }
}

```

```

        return 0;
    }

/***** @brief call back function for printf ****
* NOTE: first parameter p is not used for now. UART1 used.
*****
void putc(void *p, char c)
{
    if (p != NULL) {
        uart1_put_string("putc: first parameter needs to be NULL");
    } else {
        uart1_put_char(c);
    }
}

```

Listing 8.18: UART0 Polling Code uart\_polling.c

## 8.7 Timer Programming

To program a TIMER on MCB1700 board, one first needs to configure the TIMER by following the steps listed in Section 21.1 in [4]. Listings 8.19 and 8.20 give one sample implementation of programming TIMER0 interrupts. The timer interrupt fires every one millisecond.

```

/***
* @brief timer.h - Timer header file
* @author Y. Huang
* @date 2013/02/12
*/
#ifndef _TIMER_H_
#define _TIMER_H_

extern uint32_t timer_init ( uint8_t n_timer ); /* initialize timer
n_timer */

#endif /* ! _TIMER_H_ */

```

Listing 8.19: Timer0 IRQ Sample Code timer.h

```

/***
* @brief timer.c - Timer example code. Timer IRQ is invoked every 1ms
* @author T. Reidemeister
* @author Y. Huang
* @author NXP Semiconductors
* @date 2012/02/12
*/
#include <LPC17xx.h>
#include "timer.h"

```

```

#define BIT(X) (1<<X)

volatile uint32_t g_timer_count = 0; // increment every 1 ms

/***
 * @brief: initialize timer. Only timer 0 is supported
 */
uint32_t timer_init(uint8_t n_timer)
{
    LPC_TIM_TypeDef *pTimer;
    if (n_timer == 0) {
        /*
        Steps 1 & 2: system control configuration.
        Under CMSIS, system_LPC17xx.c does these two steps

        -----
        Step 1: Power control configuration.
        See table 46 pg63 in LPC17xx_UM
        -----
        Enable UART0 power, this is the default setting
        done in system_LPC17xx.c under CMSIS.
        Enclose the code for your refrence
        //LPC_SC->PCOMP |= BIT(1);

        -----
        Step2: Select the clock source,
        default PCLK=CCLK/4 , where CCLK = 100MHZ.
        See tables 40 & 42 on pg56-57 in LPC17xx_UM.
        -----
        Check the PLL0 configuration to see how XTAL=12.0MHZ
        gets to CCLK=100MHZ in system_LPC17xx.c file.
        PCLK = CCLK/4, default setting in system_LPC17xx.c.
        Enclose the code for your reference
        //LPC_SC->PCLKSEL0 &= ~(BIT(3)|BIT(2));

        -----
        Step 3: Pin Ctrl Block configuration.
        Optional, not used in this example
        See Table 82 on pg110 in LPC17xx_UM
        -----
    */
    pTimer = (LPC_TIM_TypeDef *) LPC_TIM0;

} else /* other timer not supported yet */
    return 1;
}

/*
-----
Step 4: Interrupts configuration
-----
*/

```

```

/* Step 4.1: Prescale Register PR setting
   CCLK = 100 MHZ, PCLK = CCLK/4 = 25 MHZ
   2*(12499 + 1)*(1/25) * 10^(-6) s = 10^(-3) s = 1 ms
   TC (Timer Counter) toggles b/w 0 and 1 every 12500 PCLKs
   see MR setting below
*/
pTimer->PR = 12499;

/* Step 4.2: MR setting, see section 21.6.7 on pg496 of LPC17xx_UM. */
pTimer->MR0 = 1;

/* Step 4.3: MCR setting, see table 429 on pg496 of LPC17xx_UM.
   Interrupt on MR0: when MR0 matches the value in the TC,
   generate an interrupt.
   Reset on MR0: Reset TC if MR0 matches it.
*/
pTimer->MCR = BIT(0) | BIT(1);

g_timer_count = 0;

/* Step 4.4: CMSIS enable timer0 IRQ */
NVIC_EnableIRQ(TIMER0_IRQn);

/* Step 4.5: Enable the TCR. See table 427 on pg494 of LPC17xx_UM. */
pTimer->TCR = 1;

return 0;
}

/***
* @brief: use CMSIS ISR for TIMER0 IRQ Handler
* NOTE: This example shows how to save/restore all registers rather than
*       just
*       those backed up by the exception stack frame. We add extra
*       push and pop instructions in the assembly routine.
*       The actual c_TIMER0_IRQHandler does the rest of irq handling
*/
__asm void TIMER0_IRQHandler(void)
{
    PRESERVE8
    IMPORT c_TIMER0_IRQHandler
    PUSH{r4-r11, lr}
    BL c_TIMER0_IRQHandler
    POP{r4-r11, pc}
}

/***
* @brief: c TIMER0 IRQ Handler
*/
void c_TIMER0_IRQHandler(void)
{
    /* ack interrupt, see section 21.6.1 on pg 493 of LPC17XX_UM */
    LPC_TIM0->IR = BIT(0);

    g_timer_count++ ;
}

```

```
}
```

Listing 8.20: Timer0 IRQ Sample Code timer.c

# Chapter 9

## Keil MCB1700 Hardware Environment

### 9.1 MCB1700 Board Overview

The Keil MCB1700 board is populated with NXP *LPC1768* Microcontroller. Figure 9.1 shows the important interface and hardware components of the MCB1700 board.

Figure 9.2 is the hardware block diagram that helps you to understand the MCB1700 board components. Note that our lab will only use a small subset of the components which include the LPC1768 CPU, COM and Dual RS232.

The LPC1768 is a 32-bit ARM Cortex-M3 microcontroller for embedded applications requiring a high level of integration and low power dissipation. The LPC1768 operates at up to an 100 MHz CPU frequency. The peripheral complement of LPC1768 includes 512KB of on-chip flash memory, 64KB of on-chip SRAM and a variety of other on-chip peripherals. Among the on-chip peripherals, there are system control block, pin connect block, 4 UARTs and 4 general purpose timers, some of which will be used in your RTX course project. Figure 9.3 is the simplified LPC1768 block diagram [4], where the components to be used in your RTX project are circled with red. Note that this manual will only discuss the components that are relevant to the RTX course project. The LPC17xx User Manual is the complete reference for LPC1768 MCU.

### 9.2 Cortex-M3 Processor

The Cortex-M3 processor is the central processing unit (CPU) of the LPC1768 chip. The processor is a 32-bit microprocessor with a 32-bit data path, a 32-bit register bank, and 32-bit memory interfaces. Figure 9.4 is the simplified block diagram of the Cortex-M3 processor [6]. The processor has private peripherals which are system control block, system timer, NVIC (Nested Vectored Interrupt Controller) and MPU (Memory Protection Unit). The processor includes a number of internal debugging components which provides debugging features such as breakpoints and




Figure 9.1: MCB1700 Board Components [2]




Figure 9.2: MCB1700 Board Block Diagram [2]




Figure 9.3: LPC1768 Block Diagram. The circled blocks are the ones that we will use in the lab project.




Figure 9.4: Simplified Cortex-M3 Block Diagram[6]

watchpoints.

### 9.2.1 Registers

The processor core registers are shown in Figure 9.5. For detailed description of each register, Chapter 34 in [4] is the complete reference.

- R0-R12 are 32-bit general purpose registers for data operations. Some 16-bit Thumb instructions can only access the low registers (R0-R7).
- R13(SP) is the stack pointer alias for two banked registers shown as follows:
  - *Main Stack Pointer (MSP)*: This is the default stack pointer and also reset value. It is used by the OS kernel and exception handlers.
  - *Process Stack Pointer (PSP)*: This is used by user application code.

On reset, the processor loads the MSP with the value from address 0x00000000. The lowest 2 bits of the stack pointers are always 0, which means they are always word aligned.

In Thread mode, when bit[1] of the CONTROL register is 0, MSP is used. When bit[1] of the CONTROL register is 1, PSP is used.

- R14(LR) is the link register. The return address of a subroutine is stored in the link register when the subroutine is called.
- R15(PC) is the program counter. It can be written to control the program flow.




Figure 9.5: Cortex-M3 Registers[4]

- Special Registers are as follows:
  - Program Status registers (PSRs)
  - Interrupt Mask registers (PRIMASK, FAULTMASK, and BASEPRI)
  - Control register (CONTROL)

When at privilege level, all the registers are accessible. When at unprivileged (user) level, access to these registers are limited.

### 9.2.2 Processor mode and privilege levels

The Cortex-M3 processor supports two modes of operation, Thread mode and Handler mode.

- Thread mode is entered upon Reset and is used to execute application software.
- Handler mode is used to handle exceptions. The processor returns to Thread mode when it has finished exception handling.

Software execution has two access levels, Privileged level and Unprivileged (User) level.

- Privileged

The software can use all instructions and has access to all resources. Your RTOS kernel functions are running in this mode.

- Unprivileged (User)

The software has limited access to MSR and MRS instructions and cannot use the CPS instruction. There is no access to the system timer, NVIC , or system control block. The software might also have restricted access to memory or peripherals. User processes such as the wall clock process should run at this level.

When the processor is in Handler mode, it is at the privileged level. When the processor is in Thread mode, it can run at privileged or unprivileged (user) level. The bit[0] in CONTROL register determines the execution privilege level in Thread mode. When this bit is 0 (default), it is privileged level when in Thread mode. When this bit is 1, it is unprivileged when in Thread mode. Figure 9.6 illustrate the mode and privilege level of the processor.




Figure 9.6: Cortex-M3 Operating Mode and Privilege Level[6]

Note that only privileged software can write to the CONTROL register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software. When we are in the privileged thread mode, we can directly set the control register to change to unprivileged thread mode. We also can change to unprivileged thread mode by calling SVC to raise an exception first and then inside the exception handler we set the privilege level to unprivileged by setting the control register. Then we modify the EXC\_RETURN value in the LR (R14) to indicate the mode and stack when returning from an exception. This mechanism is often used by the kernel in its initialization phase and also context switching between privileged processes and unprivileged processes.

### 9.2.3 Stacks

The processor uses a full descending stack. This means the stack pointer indicates the last stacked item on the stack memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location.

The processor implements two stacks, the *main stack* and the *process stack*. One of these two stacks is banked out depending on the stack in use. This means only one stack is visible at a time as R13. In Handler mode, the main stack is always used. The bit[1] in CONTROL register reads as zero and ignores writes in Handler mode. In Thread mode, the bit[1] setting in CONTROL register determines whether the main stack or the process stack is currently used. Table 9.1 summarizes the processor mode, execution privilege level, and stack use options.

Processor mode	Used to execute	Privilege level for software execution	CONTROL Bit[0]	CONTROL Bit[1]	Stack used
Thread	Applications	Privileged	0	0	Main Stack
		Privileged	0	1	Process Stack
		Unprivileged	1	1	Process Stack
Handler	Exception handlers	Privileged	-	0	Main Stack

Table 9.1: Summary of processor mode, execution privilege level, and stack use options

## 9.3 Memory Map

The Cortex-M3 processor has a single fixed 4GB address space. Table 9.2 shows how this space is used on the LPC1768.

Address Range	General Use	Address range details	Description
0x0000 0000 to 0x1FFF FFFF	On-chip non-volatile memory	0x0000 0000 – 0x0007 FFFF	512 KB flash memory
	On-chip SRAM	0x1000 0000 – 0x1000 7FFF	32 KB local SRAM
	Boot ROM	0x1FFF 0000 – 0x1FFF 1FFF	8 KB Boot ROM
0x2000 0000 to 0x3FFF FFFF	On-chip SRAM (typically used for peripheral data)	0x2007 C000 – 0x2007 FFFF	AHB SRAM - bank0 (16 KB)
		0x2008 0000 – 0x2008 3FFF	AHB SRAM - bank1 (16 KB)
	GPIO	0x2009 C000 – 0x2009 FFFF	GPIO
0x4000 0000 to 0x5FFF FFFF	APB Peripherals	0x4000 0000 – 0x4007 FFFF	APB0 Peripherals
	AHB peripherals	0x4008 0000 – 0x400F FFFF 0x5000 0000 – 0x501F FFFF	APB1 Peripherals DMA Controller, Ethernet interface, and USB interface
0xE000 0000 to 0xE00F FFFF	Cortex-M3 Private Peripheral Bus (PPB)	0xE000 0000 – 0xE00F FFFF	Cortex-M3 private registers(NVIC, MPU and SysTick Timer et. al.)

Table 9.2: LPC1768 Memory Map

Note that the memory map is not continuous. For memory regions not shown in the table, they are reserved. When accessing reserved memory region, the processor's behavior is not defined. All the peripherals are memory-mapped and the

LPC17xx.h file defines the data structure to access the memory-mapped peripherals in C.

## 9.4 Exceptions and Interrupts

The Cortex-M3 processor supports system exceptions and interrupts. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. The processor uses *Handler mode* to handle all exceptions except for reset.

### 9.4.1 Vector Table

Exceptions are numbered 1-15 for system exceptions and 16 and above for external interrupt inputs. LPC1768 NVIC supports 35 vectored interrupts. Table 9.3 shows system exceptions and some frequently used interrupt sources. See Table 50 and Table 639 in [4] for the complete exceptions and interrupts sources. On system reset, the vector table is fixed at address 0x00000000. Privileged software can write to the VTOR (within the System Control Block) to relocate the vector table start address to a different memory location, in the range 0x00000080 to 0x3FFFFF80.

Exception number	IRQ number	Vector address or offset	Exception type	Priority	C PreFix
1	-	0x00000004	Reset	-3, the highest	
2	-14	0x00000008	NMI	-2,	NMI_-
3	-13	0x0000000C	Hard fault	-1	HardFault_-
4	-12	0x00000010	Memory management fault	Configurable	MemManage_-
:					
11	-5	0x0000002C	SVCall	Configurable	SVC_-
:					
14	-2	0x00000038	PendSV	Configurable	PendSVC_-
15	-1	0x0000003C	SysTick	Configurable	SysTick_-
16	0	0x00000040	WDT	Configurable	WDT_IRQ
17	1	0x00000044	Timer0	Configurable	TIMER0_IRQ
18	2	0x00000048	Timer1	Configurable	TIMER1_IRQ
19	3	0x0000004C	Timer2	Configurable	TIMER2_IRQ
20	4	0x00000050	Timer3	Configurable	TIMER3_IRQ
21	5	0x00000054	UART0	Configurable	UART0_IRQ
22	6	0x00000058	UART1	Configurable	UART1_IRQ
23	7	0x0000005C	UART2	Configurable	UART2_IRQ
24	8	0x00000060	UART3	Configurable	UART3_IRQ
:					

Table 9.3: LPC1768 Exception and Interrupt Table

### 9.4.2 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either

- the processor is in Thread mode
- the processor is in Handler mode and the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception (This is the nested exception case which is not required in our RTOS lab).

When an exception takes place, the following happens

- Stacking

When the processor invokes an exception (except for tail-chained or a late-arriving exception, which are not required in the RTOS lab), it automatically stores the following eight registers to the SP:

- R0-R3, R12
- PC (Program Counter)
- PSR (Processor Status Register)
- LR (Link Register, R14)

Figure 9.7 shows the exception stack frame. Note that by default the stack frame is aligned to double word address starting from Cortex-M3 revision 2. The alignment feature can be turned off by programming the STKALIGN bit in the System Control Block (SCB) Configuration Control Register (CCR) to 0. On exception entry, the processor uses bit[9] of the stacked PSR to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.

- Vector Fetching

While the data bus is busy stacking the registers, the instruction bus fetches the exception vector (the starting address of the exception handler) from the vector table. The stacking and vector fetch are performed on separate bus interfaces, hence they can be carried out at the same time.

- Register Updates

After the stacking and vector fetch are completed, the exception vector will start to execute. On entry of the exception handler, the following registers will be updated as follows:

- SP: The SP (MSP or PSP) will be updated to the new location during stacking. Stacking from the privileged/unprivileged thread to the first level of the exception handler uses the MSP/PSP. During the execution of exception handler routine, the MSP will be used when stack is accessed.




Figure 9.7: Cortex-M3 Exception Stack Frame [6]

- PSR: The IPSR will be updated to the new exception number
- PC: The PC will change to the vector handler when the vector fetch completes and starts fetching instructions from the exception vector.
- LR: The LR will be updated to a special value called EXC\_RETURN. This indicates which stack pointer corresponds to the stack frame and what operation mode the processor was in before the exception entry occurred.
- Other NVIC registers: a number of other NVIC registers will be updated. For example the pending status of exception will be cleared and the active bit of the exception will be set.

#### 9.4.3 EXC\_RETURN Value

EXC\_RETURN is the value loaded into the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The EXC\_RETURN bits [31 : 4] is always set to 0xFFFFFFFF by the processor. When this value is loaded into the PC, it indicates to the processor that the exception is complete and the processor initiates the exception return sequence. Table 9.4 describes the EXC\_RETURN bit fields. Table 9.5 lists Cortex-M3 allowed EXC\_RETURN values.

Bits	31:4	3	2	1	0
Description	0xFFFFFFFF	Return mode (Thread/Handler)	Return stack	Reserved; must be 0	Process state (Thumb/ARM)

Table 9.4: EXC\_RETURN bit fields [6]

Value		Description	
	Return Mode	Exception return gets state from	SP after return
0xFFFFFFFF1	Handler	MSP	MSP
0xFFFFFFFF9	Thread	MSP	MSP
0xFFFFFFF9D	Thread	PSP	PSP

Table 9.5: EXC\_RETURN Values on Cortex-M3

#### 9.4.4 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC\_RETURN value into the PC:

- a POP instruction that includes the PC. This is normally used when the EXC\_RETURN in LR upon entering the exception is pushed onto the stack.
- a BX instruction with any register. This is normally used when LR contains the proper EXC\_RETURN value before the exception return, then BX LR instruction will cause an exception return.
- a LDR or LDM instruction with the PC as the destination. This is another way to load PC with the EXC\_RETURN value.

Note unlike the ColdFire processor which has the RTE as the special instruction for exception return, in Cortex-M3, a normal return instruction is used so that the whole interrupt handler can be implemented as a C subroutine.

When the exception return instruction is executed, the following exception return sequences happen:

- Unstacking: The registers (i.e. exception stack frame) pushed to the stack will be restored. The order of the POP will be the same as in stacking. The SP will also be changed back.
- NVIC register update: The active bit of the exception will be cleared. The pending bit will be set again if the external interrupt is still asserted, causing the processor to reenter the interrupt handler.

## 9.5 Data Types

The processor supports 32-bit words, 16-bit halfwords and 8-bit bytes. It supports 64-bit data transfer instructions. All data memory accesses are managed as little-endian.

# Appendix A

## The Debugger Initialization Files

The SIM.ini file in the starter code can be found in Listing A.1. The simulator by default does not detect the second bank of RAM (i.e. IRAM2 in the Target page of the Target option window), which starts 0x2007C000 and ends at 0x20083FFF. We use the MAP command to specify the memory access rights of this range of memory.

```
MAP 0x2007C000, 0x20083FFF READ WRITE // set up IRAM2 memory access
```

Listing A.1: The SIM.ini file

The RAM.ini file in the starter code can be found in Listing A.2. It relocates the vector table to RAM and load the code for in-memory execution (i.e. not to the ROM). This will avoid wear-and-tear on the on-chip flash memory.

```
FUNC void Setup (void) {
    SP = _DWORD(0x10000000); // Setup Stack Pointer
    PC = _DWORD(0x10000004); // Setup Program Counter
    XPSR = 0x01000000; // Set Thumb bit
    _DWORD(0xE000ED08, 0x10000000); // Setup Vector Table Offset Register
    _DWORD(0x400FC0C4, _DWORD(0x400FC0C4) | 1<<12); // Enable ADC Power
    _DWORD(0x40034034, 0x00000F00); // Setup ADC Trim
}
LOAD %L INCREMENTAL // Download

Setup(); // Setup for Running
g, main
```

Listing A.2: The RAM.ini file

# **Appendix B**

## **Forms**

ECE350 Lab forms are given in this appendix. They are

- Group Sign-up Declaration Form
- Leave a Group Form
- Meeting Copyright Form

These forms are also available on LEARN under Contents → Labs → Forms

## ECE350 Group Sign-up Declaration Form

By signing the form, we affirm our agreement to the following statements:

1. Forming this project group will not cause any conflicts with other classes/labs.
2. Every member in this group can present themselves at the same time for an hour in one of the scheduled lab demo sessions without causing any conflicts with other classes/labs.
3. We will not use attending ECE350 lab session(s) as the reason to be absent from other classes/labs or seek absence permission from instructors of other classes/labs.
4. We understand violation of foregoing items 1 or 2 or 3 will result a zero grade in P4 for all group members.

Group Name*			
Name	Quest ID**	Signature	Date

\*Group Name is listed on LEARN. Examples are “AM LAB Group 99” and “PM LAB Group 99”.

\*\*Quest ID is your UW username. For example, “j128doe”.

## **ECE350 Request to Leave a Project Group Form**

<b>Name</b>	
<b>Quest ID</b>	
<b>Student ID</b>	
<b>Lab Project ID</b>	
<b>Group Name</b>	

Provide the reason for leaving the project group here:

---

Signature

---

Date

## **ECE350 Meeting Copyright Form**

The University of Waterloo subscribes to the strictest interpretation of academic integrity. Students who engage in academic dishonesty will be subject to disciplinary action under Policy 71.

This meeting involves viewing private test suites. It is protected by copyright. Reproduction or dissemination of this meeting or the contents or format of this meeting in any manner whatsoever (e.g., sharing the content with other students), without the express permission of the instructor, is strictly prohibited.

I confirm that I will keep the content of this meeting confidential.

---

Student Name (by signing or typing my name here I affirm my agreement to the foregoing statements)

---

Student ID

---

Date

# Bibliography

- [1] Arm compiler v5.06 for uvision armcc user guide.  
<https://www.keil.com/support/man/docs/armcc/default.htm>.
- [2] MCB1700 User's Guide. <http://www.keil.com/support/man/docs/mcb1700>.
- [3] MDK Primer. <http://www.keil.com/support/man/docs/gsac>.
- [4] LPC17xx User Manual, Rev2.0, 2010.
- [5] Donald E. Knuth. *The Art of Computer Programming, Vol. 1: Fundamental Algorithms*. Addison-Wesley, third edition, 1997.
- [6] J. Yiu. *The Definitive Guide to the ARM Cortex-M3*. Newnes, 2009.