Skip to content

A Verilator based SoC simulator that allows you to define AXI Slave interface in software.

Notifications You must be signed in to change notification settings

ysyx-ta/soc-simulator

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

93 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SoC-Simulator

A Verilator based SoC simulator that allows you to define AXI Slave interface in software.

Features

Device Support:

  • UARTLite
  • Serial 8250 (16550 Compatible)
  • NSCSCC CONFREG (GPIO)

Easy to co-simulate with cemu.

Example Usage

Simulate Rocket-Chip

About

A Verilator based SoC simulator that allows you to define AXI Slave interface in software.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • C++ 99.6%
  • Makefile 0.4%