

# ECE 498 ICC: IoT and Cognitive Computing

## Spring 2020, Homework 3

### SOLUTION

#### Question 1: IoT (25 pts)

1. Great job! You have stayed at home for almost a month to stop the spreading. Now take a look around the place you live in, please select at least one IoT-enabling device different from the “**smart lighting**” example given in the lecture (Hint: Smart body weight scale; Internet TV; Amazon Echo; any App-connectable device). Then describe its “Purpose”, “Behavior” and at least two unique requirements that will be necessary to fulfill its functionality. (See slides 4-6 from lecture 18) [4 pts]

**Solution:** This is an open-ended question and the following is an example.

Example: a **smart lighting** system:

- **Purpose:** A home automation system that allows controlling of the lights in a home remotely using a web application
- **Behavior:** Have auto and manual modes. In auto mode, the system measures the light level in the room and switches on the light when it gets dark. In manual mode, the system provides the option of manually and remotely switching on/off the light
- **System Management Requirement:** Should provide remote monitoring and controlling
- **Data Analysis Requirement:** Should perform local analysis of the data
- **Application Deployment Requirement:** Should be deployed locally on the device, but should be accessible remotely
- **Security Requirement:** Should have basic user authentication capability

2. Designing an IoT at scale is more serious and thus require more cautions to complete. What will be the possible challenges if we want to deploy a larger scale IoT based on a relatively private one? (An example of reliability has been given; clues could be found through slides of lecture 18). Please list three more problems and their solutions [6 pts]

**\*Remark:** These solutions are based on slide 3 from lecture 18. But anything that makes sense could also count(must from lecture 18).

Possible Problem	Solution
Reliability	Verifying system behaviors through behavior diagrams.
Security	Adding extra layer of authentication.
Coordination	Specify components in systems by structural diagram.
Dependency	Including software/device driver upgrades and patches.

3. Amazed by your work done in this course, Chicago Department of Transportation (CDOT) would like to hire you as the chief engineer for upgrading the current I-Pass Toll System to a Unified Vehicle Registration System so a real-time plate recognition could be deployed.
- (a) Soon, a staff from CDOT hold a virtual meeting with you regarding the requirement of this exciting new system:

*“We would like to set up an online database that allow each household to set up an account which includes multiple users and vehicles. For each active user under the household, they must share the same home address but age, payment method and billing history separately. For each vehicle registered, we need the following information: license plate number, plate sticker valid through, garage address, manufacturer, vehicle type and number of axis. Each vehicle needs to be registered under exactly one valid user.”*

Please draw an E-R model diagram like the one in slide 16 from lecture 18. You should follow the format (with proper shapes and label) and include all entities in the following table. **[10 pts]**

Account
AcctName
Password
HomeAddress
User
UserName
Age
BillingHistory
PaymentMethod
Vehicle
VehicleName
PlateNumber
ValidTill
GarageAddress
Manufacturer
Type
AxisNumber
USPS_Standardized_Address

**Solution:**

Question 1-3(a) ER-Diagram




Figure 1: Solution for Question1-3a

- (b) CDOT is very happy with your design on database and ask you to give an estimation of cost per month if both database and license plate (image) recognition are deployed on AWS with the given information in the following table. Justify your answer with proper reference. (AWS homepage: <https://aws.amazon.com/>) [5 pts]

Item	Count
System-Wide Average Daily Traffic	1,575,670
Estimated Number of Account by the end of 2020	2,706,000
Average number of users per account	3.2
Average number of vehicles registered per account	2.1
Data per user	64 kB
Data per vehicle registered	128 kB
Overhead data per account	16 kB

**Solution:****Database Storage and IOs**

Storage consumed by your Amazon Aurora database is billed in per GB-month increments and IOs consumed are billed in per million request increments. You pay only for the storage and IOs your Amazon Aurora database consumes and do not need to provision in advance.

Region: US West (Oregon) ▾

Storage Rate \$0.10 per GB-month

I/O Rate \$0.20 per 1 million requests

**Pricing table****Amazon Rekognition Image pricing**

Region: US West (Oregon) ▾

Cost type	Pricing	Price per 1,000 images
First 1 million images processed* per month	\$0.001 per image	\$1.00
Next 9 million images processed* per month	\$0.0008 per image	\$0.80
Next 90 million images processed* per month	\$0.0006 per image	\$0.60
Over 100 million images processed* per month	\$0.0004 per image	\$0.40

First calculate the cloud storage:

$$2706000 * (16 + 64 * 3.2 + 128 * 2.1) / (1e6) = 1324.8576 \text{ GB}$$

Then because we have 1575670 requests per day, we need to process 47926629.17 ~ 48,000,000 images per month, we are at the level-3 (Next 90 million).

$$1325 * 0.1[\text{data storage}] + 48 * 0.2[\text{I/O}] + 1 * 1 * 10^3 + 0.8 * 9 * 10^3 + 0.6 * 38 * 10^3 = 31142.1\$$$

## Question 2: Weight Quantization and Huffman Coding (20 pts)

After trying to implement a DNN on a tiny IoT device, you figure out that the on-chip memory of the targeted device is not sufficient for keeping DNN parameters (weights). So, you decide to apply weight quantization and Huffman coding and to reduce the number of bits required to represent each weight.

Assuming you have the following weights (in a  $6 \times 6$  matrix) and each of them is represented by FLOAT32 format. In total, these weights require  $32 \times 6 \times 6 = 1152$  bits.

0.3	0.2	1.2	2.2	3.1	3.3
0.2	0.3	0.1	1.5	2.1	3.1
1.3	0.5	0.3	0.4	1.4	2.3
2.1	1.4	0.5	0.3	0.5	1.1
3.2	2.2	1.3	0.4	0.2	0.4
3.2	3.2	2.3	1.4	0.2	0.6

1. By applying the weight quantization mentioned in lecture 16 (slide 8), you need to first cluster the weights into 4 groups according to their values:

$$Group_0 : [0, 1)$$

$$Group_1 : [1, 2)$$

$$Group_2 : [2, 3)$$

$$Group_3 : [3, 4)$$

Please present the matrix of cluster indices (shape:  $6 \times 6$ ) and the vector of centroids (shape:  $4 \times 1$ ) **[8 pts]**

**Solution:**

weights (FLOAT32)					
0.3	0.2	1.2	2.2	3.1	3.3
0.2	0.3	0.1	1.5	2.1	3.1
1.3	0.5	0.3	0.4	1.4	2.3
2.1	1.4	0.5	0.3	0.5	1.1
3.2	2.2	1.3	0.4	0.2	0.4
3.2	3.2	2.3	1.4	0.2	0.6

↓ cluster

Cluster index (2bit)					
0	0	1	2	3	3
0	0	0	1	2	3
1	0	0	0	1	2
2	1	0	0	0	1
3	2	1	0	0	0
3	3	2	1	0	0

centroids (FLOAT32)	
0	0.338
1	1.325
2	2.200
3	3.183

2. After weight quantization, how many bits are required for keeping cluster indices and centroids, respectively (assuming the centroids still require FLOAT32 format, and each index (0, 1, 2, or 3) needs 2 bits to represent)? What is the compression ratio between the original design and the quantized one regarding the number of bit? . [6 pts]

**Solution:**

After weight quantization:  $2 \times 6 \times 6 + 32 \times 4 = 200$  bits


Before weight quantization:  $32 \times 6 \times 6 = 1152$  bits

Compression ratio:  $1152/200 = 5.76$

3. To further compress the space for keeping the  $6 \times 6$  index matrix, you start using Huffman code together with weight quantization. You need to first encode every element in the centroid vector, and then you fill the encoded data into the index matrix instead of using the 2-bit indices in Q2.2. Please present the variable-length code after Huffman coding for each centroid, and illustrate how this method helps reduce the memory overhead for keeping the index matrix. [Hint: each centroid may appear in the cluster index matrix different times.] [6 pts]

**Solution:**

To keep the index matrix, we now need:  $1 \times 16 + 2 \times 8 + 3 \times 6 + 3 \times 6 = 68$  bits, instead of  $2 \times 6 \times 6 = 72$  bits in Q2.2.



### Question 3: POWER and CAPI (21 pts)

#### 1. POWER System and Architecture

- (a) IBM has a series of high performance microprocessors called POWER, which have been used by servers and supercomputers in the industry. POWER is the acronym for “Performance Optimization With Enhanced RISC”. Please describe what RISC is. What are the main characteristics of RISC ISAs? [2 pts]

Reduced Instruction Set Computer. Main characteristics should emphasize on compact instructions and single-clock execution. Other answers include register to register rather than memory to memory, potentially larger code size, fewer CPI, etc.

- (b) As an enhanced version of RISC, Power ISA has added expanded features over the years of evolution. Please name TWO main characteristics of the Power ISA and describe what POWER systems are. [3 pts]

It is the revolution of PowerPC which was evolved from POWER ISA. Characteristics copied from the slides are fine. POWER systems are computers or systems with POWER processors. They are mainly large-scale systems compared to personal computers.

- (c) Briefly compare the following architectures: Intel X86, ARM, and Power ISA. You shall summarize at least four similarities or differences in total among these three architectures. [4 pts]

Intel x86 is a typical CISC, maybe the only CISC architecture on the market. Neither Intel x86 nor ARM is free. ARM and PowerISA both originate from RISC. The main focus of ARM is on mobile platforms, whereas Power ISA is widely adapted in server-scale systems. etc



## 2. CAPI SNAP


- (a) Describe what CAPI is. What is the ONE significant problem that CAPI aims to solve? **[2 pts]**

CAPI aims to make devices appear as peers to the host processor. It bypasses the driver for direct access to the memory from the device and handles the memory coherency complications for developers.

- (b) Describe what SNAP is. What is its relationship with CAPI? **[2 pts]**

SNAP is a framework library compliant to the CAPI interface. It helps faster developments by freeing developers from dealing with lower-level CAPI protocols. The developers only need to focus on implementing the functionalities instead of struggling with the interface.

- (c) Imagine that you are asked to design a Near Memory Acceleration action with the CAPI SNAP framework. You attach a CAPI-enabled SSD to your host system, meaning that there is a FPGA in between the NVMe SSD and your host. Instead of fetching data directly from the SSD, you want to do some operations with SNAP in the FPGA. Look at this high-level block diagram and answer the following questions:



- i. Choose among these options: PSL, AXI, Hardware Action, HOST memory, and Device Memory. Mark each of the (1) to (5). **[5 pts]**  
 (1) Host memory, (2) PSL, (3) AXI, (4) Hardware Action, (5) device memory.
- ii. With the components mentioned above, on a high level, briefly describe the life cycle of an SNAP function from the host making the call to it retrieving the results. You can start from “the host issues an NVMe read request to the FPGA through...”. **[3 pts]**

The host issues an NVMe read request to the FPGA through PCIe. PSL receives the request on FPGA. Hardware action receives the request from an AXI and passes the read request to NVMe via another AXI. NVMe returns the data to FPGA. FPGA temporarily stores data in the device memory. Hardware action does desired operation to the

data. Upon finishing the action, FPGA sends the processed data back to host memory through PSL. Host finally gets the data from host memory.

Note that hardware action can occur during the transactions between NVMe and device memory or between device memory and host memory. Alternatively, the FPGA can hold the data a while longer and does the action when holding this data. It can send the ready signals to the host whenever the action is finished.

## Question 4: Near Memory Computing (20 pts)

### 1. System performance without NMA

Consider a simple system architecture that consists of a simple CPU with three levels of SRAM on-chip cache and DRAM main memory. For this question, we can calculate the total energy and time spent on memory accesses using the following equations:

$$\begin{aligned} \text{total memory access time} = & \text{mean latency} \times \text{total number of accesses} \\ & + \text{compulsory cache misses latency} \end{aligned}$$

$$\begin{aligned} \text{total memory access energy} = & \text{mean energy} \times \text{total number of accesses} \\ & + \text{compulsory cache misses energy} \end{aligned}$$

For the warm cache accesses, that is, the data is at least accessed once and therefore may already present in the cache levels, the mean memory access latency and energy of a level of the memory hierarchy can be computed using the following equations:

$$\begin{aligned} \text{mean memory access latency} = & (1 - \text{miss rate}) \times \text{access latency of current level} \\ & + \text{miss rate} \times \text{mean access latency of next level} \end{aligned}$$

$$\begin{aligned} \text{mean memory access energy} = & (1 - \text{miss rate}) \times \text{access energy of current level} \\ & + \text{miss rate} \times \text{mean access energy of next level} \end{aligned}$$

Notice that, to get the mean values for the whole system, these relationships needs to be applied recursively.

In addition, we also should not ignore the effect of compulsory misses for caches. Compulsory misses happen when a piece of data is accessed for the first time and these cache misses are inevitable. Thus, we can assume that the data needs to

be pulled from the DRAM through all the cache levels until it reaches L1 cache. That means, such accesses will cause cache miss in all levels. For simplicity, we assume that there will be around  $10^6$  such accesses.

Now, suppose that for a certain computational kernel, the miss rate, average value of latency, and energy consumption of accessing each level of the memory hierarchy are as follows:

Level	Miss rate	Average Latency	Average Energy
L1	10%	5 ns	15pJ
L2	5%	15 ns	26pJ
L3	2%	45 ns	47pJ
DRAM	NA	80 ns	2560pJ
Compulsory Accesses		145ns	2648pJ

It is worth mentioning that we are using an extremely simplified model in this question. For a real processor, these values will be affected by a large number of architecture specific parameters, such as cache line size, out-of-order execution, cache prefetching, etc. You are encouraged to consult computer architecture textbooks if interested.

Given the information above, assuming that the total number of accesses issued from the CPU is  $10^9$  for this kernel. Calculate the following values:

- (a) The total time spent on memory access. **[4 pts]**

**Solution:**

Mean latency:

$$0.9 \times 5 + 0.1 \times (0.95 \times 15 + 0.05 \times (0.98 \times 45 + 0.02 \times 80)) = 6.15 \text{ ns/access}$$

For compulsory accesses, each access will cause 145ns latency. So the total latency for warm cache accesses is  $6.15 \times 10^9 \times 10^{-9} + 10^6 \times 145 \times 10^{-9} = 6150 + 145 \text{ ms} = 6295 \text{ ms}$  Notice that here we made an approximation, using  $10^9$  instead of  $10^9 - 10^6$  as the total number of warm accesses. This is acceptable since the change is only 1/1000.

The answer with the standard formula

$$\begin{aligned} \text{mean memory access latency} &= \text{access latency of current level} \\ &+ \text{miss rate} \times \text{mean access latency of next level} \end{aligned}$$

is also correct and accepted. In such case, mean latency:

$$5 + 0.1 \times (15 + 0.05 \times (45 + 0.02 \times 80)) = 6.73 \text{ ns/access}$$

- (b) The total energy spent on memory access. [4 pts]

**Solution:**

Mean energy:

$$0.9 \times 15 + 0.1 \times (0.95 \times 26 + 0.05 \times (0.98 \times 47 + 0.02 \times 2560)) = 16.46 \text{ pJ/access}$$

For compulsory misses, each access will cause 2648pJ energy consumption. So the total energy is  $16.46 \times 10^9 \times 10^{-12} + 10^6 \times 2648 \times 10^{-12} = 16.46 + 2.648 \text{ mJ} = 19.11 \text{ mJ}$

The answer with the standard formula

$$\begin{aligned} \text{mean memory access energy} &= \text{access energy of current level} \\ &+ \text{miss rate} \times \text{mean access energy of next level} \end{aligned}$$

is also correct and accepted. In such case, mean latency:

$$15 + 0.1 \times (26 + 0.05 \times (47 + 0.02 \times 2560)) = 18.09 \text{ pJ/access}$$

- (c) Now, suppose that on average each computational operation requires 2 reads and 1 write to the memory, and each of the operation consumes 18pJ. Calculate the percentage of total energy consumed by the computation. For simplicity, you may ignore the compulsory memory accesses when calculating the total number of computational operations. (Assuming that the energy is only consumed by memory accesses and computational operations, and the data type remains the same for all operations and memory accesses) [4 pts]

**Solution:**

Since each operation requires 3 memory accesses (2 reads, 1 write), the total number of operations is then  $1/3 \times 10^9$  Operations. Therefore, the total power consumed by computation is  $18/3 \times 10^{-3} \text{ J} = 6 \text{ mJ}$ , which is  $6/(19.11 + 6) = 23.9\%$  of the total power consumption.

## 2. System performance with NMA

Now, assuming that a near memory dataflow accelerator specialized for the aforementioned kernel is added to the system. Since the accelerator is directly connected to the DRAM, we assume that the access latency and energy consumption to the DRAM can be reduced by 50%. Also, assume that the number of direct accesses to the DRAM remains the same as in the previous case, considering both the regular and compulsory cache misses. Again, compute the total energy consumption AND latency of the kernel on memory access for the

NMA. [4 pts]

**Solution:**

Total number of DRAM accesses is

$$0.1 \times 0.05 \times 0.02 \times 10^9 + 10^6 = 1.1 \times 10^6 \text{ Accesses}$$

So the total energy consumption of the accelerator is  $1.1 \times 10^6 \times 0.5 \times 2560 \times 10^{-12} = 1.41 \text{ mJ}$  and total memory access latency for the accelerator is  $1.1 \times 10^6 \times 0.5 \times 80 \times 10^{-9} = 44 \times 10^{-3} \text{ s} = 44 \text{ ms}$

### 3. Advantages of using NMA

Comparing the result above for systems with and without NMA, discuss the reasons why NMA can improve the system performance in terms of energy and latency. [4 pts]

**Solution:**

- NMA saves the cost of moving the data across the memory hierarchy, therefore saves the energy
- NMA reduces the access latency between DRAM and processor, therefore further reduces the cost of memory accesses
- NMA processor is more specialized, therefore avoids the inefficiency of general processor by eliminating the instruction fetch, decode and issuing process.

## Question 5: Efficient DNN (14 pts)

### 1. Standard Convolution

Standard convolution takes an  $h_i \times w_i \times d_i$  (representing height, width, and depth) input tensor  $L_i$ , and applies convolutional kernel  $K \in R^{k \times k \times d_i \times d_j}$  to produce an  $h_i \times w_i \times d_j$  output tensor  $L_j$  with *stride* = 1. Please compute the number of operations (regarding both multiplications and additions). [3 pts]

$$2 \times h_i \times w_i \times d_i \times d_j \times k^2$$

## 2. Depthwise Convolution

Depthwise convolution takes an  $h_i \times w_i \times d_i$  input tensor  $L_i$ , and applies convolutional kernel  $K \in \mathbb{R}^{k \times k \times d_i}$  to produce an  $h_i \times w_i \times d_i$  output tensor  $L_j$  with  $stride = 1$ . Please compute the number of operations (regarding both multiplications and additions). **[3 pts]**

$$2 \times h_i \times w_i \times d_i \times k^2$$

## 3. Pointwise Convolution

Pointwise convolution takes an  $h_i \times w_i \times d_i$  input tensor  $L_i$ , and applies convolutional kernel  $K \in \mathbb{R}^{1 \times 1 \times d_i \times d_j}$  to produce an  $h_i \times w_i \times d_j$  output tensor  $L_j$  with  $stride = 1$ . Please compute the number of operations (regarding both multiplications and additions). **[3 pts]**

$$2 \times h_i \times w_i \times d_i \times d_j$$

## 4. Reduction in Computation

By combining the depthwise and pointwise convolutions, we can create a depthwise separable convolution and replace the standard one. Compute the number of operations in a depthwise convolution and a pointwise convolution (Q5.2 and Q5.3), and compare it to the operation number of a standard convolution (Q5.1). What is the ratio of operation reduction if using a depthwise separable convolution instead of a standard one? Please explain why it can save operations. **[5 pts]**

$$R = \frac{2 \times h_i \times w_i \times d_i \times d_j + 2 \times h_i \times w_i \times d_i \times k^2}{2 \times h_i \times w_i \times d_i \times d_j \times k^2} = 1/k^2 + 1/d_j.$$

For more details please read the [paper: MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications](#).