同济大学 计算机科学与技术系

计算机组成原理课程实验报告



学 号 <u>1651459</u>	
姓 名	
专 业计算机科学与技术	
授课老师	

日 期 2018/6/4


一、实验内容

实验内容


- 1深入了解 CPU 的原理。
- 2 画出实现 54 条指令的 CPU 的通路图。
- 3 学习使用 Verilog HDL 语言设计实现 54 条指令的 CPU。

二、数据通路图

五十四条指令数据通路图




1.CLZ 指令实现




2. JALR 指令实现




3. LB, LBU, LH, LHU, SB, SH 指令的实现




4. MFLO, MTLO, MFHI, MTHI 指令的实现




5. DIVU、DIV、MUL、MULTU 指令的实现



6. begz 指令的实现



7. Break teq syscall eret 指令的实现



控制信号

		ор	func	wreg	regrt	jal	m2reg	shift
		操作数	功能指令	写寄存器		子程序调		ALUa使用
add	X	000000	100000	1	0	0	0	0
addu	X	000000	100001	1	0	0	0	0
sub	X	000000	100010	1	0	0	0	0
subu	X	000000	100011	1	0	0	0	0
and	X	000000	100100	1	0	0	0	0
or	X	000000	100101	1	0	0	0	0
xor	X	000000	100110	1	0	0	0	0
nor	X	000000	100111	1	0	0	0	0
slt	X	000000	101010	1	0	0	0	0
sltu	X	000000	101010	1	0	0	0	0
sll	X	000000	000000	1	0	0	0	1
srl		000000	000000	1	0	0	0	1
	X	000000	000010	1	0	0	0	1
sra sllv	X	000000	000011	1	0	0	0	0
	X		000100					
srlv	X	000000		1	0	0	0	0
srav	X	000000	000111	1	0	0	0	0
jr	X	000000	001000	U	X	X	X	X
1 11		001000	N 11 11 1	-	-	_	_	_
addi	X	001000	NULL	1	1	0	0	0
addiu	X	001001	NULL	1	1	0	0	0
andi	X	001100	NULL	1	1	0	0	0
ori	X	001101	NULL	1	1	0	0	0
xori	X	001110	NULL	1	1	0	0	0
lw	X	100011	NULL	1	1	0	1	0
SW	X	101011	NULL		X	X	X	0
beq		0 000100	NULL	0	X	X	X	0
beq		1 000100	NULL	0	×	×	X	0
bne		0 000101	NULL	0	X	X	X	0
bne		1 000101	NULL	0	×	×	×	0
slti	X	001010	NULL	1	1	0	0	0
sltiu	X	001011	NULL	1	1	0	0	0
lui	X	001111	NULL	1	1	0	0	×
i	X	000010	NULL	0	×	×	×	×
jal	X	000011	NULL	1	X	1	X	X
clz		011100	100000	1	0			
jalr		000000	001001	1	0	0	0	0
bgez		000001		0		0?	0	0
lb		100000		1	1	0	1	0
Ibu		100100		1	1	0	1	0
Ih		100001		1	1	0	1	0
lhu		100101		1	1	0		0
sb		101000		<u>_</u>	<u>_</u>	0		0
sh		101000						
mthi		000000	010001					
		000000	010001					
mtlo mthi				1				
mfhi		000000	010000	1				
mflo		000000	010010	1	0	0	0	0
mtc0		010000	000000	-	-	_	_	_
mfc0		010000	000000	1	1	0	0	0
eret		010000	011000					
teq		000000	110100	X	X	X	X	
syscall		call 000000	001100	X	X	X	X	X
break	break的	勺值 000000	001101	X	X	X	X	X
div		000000	011010					
divu		000000	011011					
mul		011100	000010	1				
multu		000000	011001					

三、模块建模

1. sccomp_dataflow

```
module sccomp dataflow(
input clk_in,
input reset,
output clk return,
//input mem_clk,
output [31:0] inst,
output [31:0] pc,
output [31:0] addr,
output [31:0] mem out
    );
wire [31:0] alu_out;
wire [31:0] data;
wire
             wmem;
wire [5:0] choice mem;
assign addr=alu out;
//reg [31:0] pc_show_temp;
wire [31:0] pc 0;
assign pc=pc 0+32'h400000;
assign clk return=clk in;
Data Mem
dmem(
.clk(clk in),
.d_ram_rena(d_ram_rena),
.d ram wena(d ram wena),
.DAddr(alu out),
.DataIn(data),
.choice(choice mem),
.Data out(mem out)
);
```

```
cpu
sccpu(
.clk(clk_in),
.rst(reset),
.inst(inst),
.mem(mem_out),
.pc(pc_0),
.alu(alu_out),
.data(data),
.d_ram_rena(d_ram_rena),
.d_ram_wena(d_ram_wena),
.choice_mem(choice_mem)
);
   scinstmem
// scinstmem_inst(
// .pc(pc_0),
// .inst(inst)
// );
imem
imem_inst(pc_0[12:2],inst
);
endmodule
```

2. cpu

```
'timescale 1ns / 1ps

module cpu(
input clk,
input rst,
input [31:0] inst,
input [31:0] mem,
```

```
input intr,
output inta,
//output wmem,
output [31:0] pc,
output [31:0] alu,
output [31:0] data,
output d ram rena,
output d ram wena,
output [5:0] choice mem
     );
parameter EXC BASE = 32'h00000004; //base
wire [31:0] pc show;////
wire [31:0] p4,bpc,npc,adr,ra,alua,alub,res,alu_mem;
wire [3:0] aluc;
wire [4:0] reg dest,wn;
wire [1:0] pcsource;
wire
zero,wmem,wreg,regrt,m2reg,shift,aluimm,jal,sext;//d ram wena,d ram rena;
wire [31:0] sa = \{27'b0, inst[10:6]\};
/////cpu54
wire [3:0] choice md;
wire [4:0] choice hilo;
//wire [5:0] choice mem;
wire [3:0] choice cp0;
wire buzy;
wire [31:0] q;
wire [31:0] r;
wire [ 3:0] cause;
wire [31:0] exc addr;
wire [31:0] data rc;
wire i clz, i jalr, i bgez;
wire [31:0] clz num;
              e = sext \& inst[15];
wire
wire [15:0] imm = \{16\{e\}\};
wire [31:0] immediate = \{imm,inst[15:0]\};
wire [31:0] offset = \{imm[13:0], inst[15:0], 2'b00\};
wire [31:0] jpc = \{p4[31:28], inst[25:0], 2'b00\};
wire [31:0] Hi o, Lo o;
```

```
Mul 32 alu b (aluimm,data,immediate,alub);
Mul 32 alu a (shift,ra,sa,alua);
Mul_32 result (m2reg,alu,mem,alu_mem);
Mul 32 link (jal,alu mem,p4,res);
Mul 5 reg wn (regrt,inst[15:11],inst[20:16],reg dest);
assign wn = reg dest| \{5\{jal\}\} \};
wire [31:0] res_all = choice_cp0[0]? data_rc:
                 (i clz? clz num:
                 (i_jalr? pc + 4 + 32'h400000:
                 (choice hilo[4]? Hi_o:
                 (choice hilo[3]? Lo o :
                 ( choice_md[1] ? r : res)))));
// wire [31:0] res all = choice cp0[0]? data rc:
//
                   (i clz? clz num:
//
                   (i jalr? pc + 4 + 32'h400000:res));
PC
PC inst(
.clk(clk),
.rst(rst),
.jal(jal),
.jpc(jpc),
.pcsource(pcsource),
.ra(ra),
.offset(offset),
.cause(cause),
.buzy(buzy),
.i jalr(i jalr),
.i bgez(i bgez),
.i eret(choice cp0[2]),
.inst(inst),
.exc addr(exc addr),
.pc(pc),
.p4(p4)
);
Con Unit
Con Unit inst (
.op(inst[31:26]),
.func(inst[5:0]),
```

```
.z(zero),
.wreg(wreg),
.regrt(regrt),
.jal(jal),
.m2reg(m2reg),
.shift(shift),
.aluimm(aluimm),
.sext(sext),
.wmem(wmem),
.aluc(aluc),
.pcsource(pcsource),
.d_ram_wena(d_ram_wena),
.d ram rena(d ram rena),
.rd(inst[25:21]),
.cause(cause),
.i_clz(i_clz),
.i_jalr(i_jalr),
.i bgez(i bgez),
.choice_md(choice_md),
.choice hilo(choice hilo),
.choice_mem(choice_mem),
.choice_cp0(choice_cp0)
);
ALU
alu_unit(
.a(alua),
.b(alub),
.aluc(aluc),
.r(alu),
.zero(zero)
// .carry(carry),
// .negative(negative),
// .overflow(overflow)
);
Clz
Clz_inst(
.clk(clk),
.data(ra),
.num(clz num)
);
```

```
CP0
CP0 inst(
.clk(clk),
.rst(rst),
.choice(choice_cp0),
.pc(pc),
.cause(cause),
.addr(inst[15:11]),
.wdata(data),
.rdata(data_rc),
.exc addr(exc addr)
);
Hi Lo
Hi_Lo_inst(
.clk(clk),
.rst(rst),
.choice(choice_hilo),
.Hi_i(ra),
.Lo_i(ra),
.mul h(q),
.mul_l(r),
.Hi_o(Hi_o),
.Lo_o(Lo_o)
);
Mul\_Div
Mul_Div_inst(
.choice(choice_md),
.a(ra),
.b(data),
.clk(clk),
.rst(rst),
.q(q),
.r(r)
);
regfile
```

```
cpu_ref(
.clk(clk),
.clrn(rst),
.we(wreg),
.rna(inst[25:21]),
.rnb(inst[20:16]),
.wn(wn),
.d(res all),
.qa(ra),
.qb(data)
);
// wire carry,negative,overflow;
endmodule
///////pc module
// reg [31:0]pc show temp=0;
// reg [31:0]p4_temp=0;
// reg [31:0]adr_temp=0;
// \text{ reg } [31:0] \text{ pc temp=0};
// \text{ reg } [31:0] \text{ jpc temp=0};
// always @(posedge clk)
// begin
//
     if (rst==1)begin
//
       pc temp=0;
//
       pc show temp=pc temp+32'h400000;
//
     end
//
     else
//
     begin
//
       jpc_{temp} = jpc_{32}h400000;
//
       p4 temp = pc temp +4;
//
           // p4 temp = (choice cp0[3] | choice cp0[1] | choice cp0[0]) ?
EXC BASE: //cp0
       //
//
                      (buzy?p4_temp:
//
       //
                      ( i_jalr? ra :
        //
                         ((i bgez \& ra[31]==1) ? {2'b1, inst[15:0], 2'b00} :
pc temp+4)));// div mul
//
       adr temp = p4 temp+offset;
       pc_show_temp=pc_temp+32'h400000;
//
//
       case (pcsource)
//
          2'b00: pc temp=p4 temp;
```

```
//
        2'b01: pc_temp=adr_temp;
//
        2'b10: pc temp=ra-32'h400000;
//
        2'b11: pc temp=jpc temp;
//
        default: pc temp=0;
//
      endcase
//
    end
//
      // \text{ if (pc}=32'h100)
//
           pc_temp=pc_temp;
// end
// assign p4=jal?p4 temp+32'h400004:p4 temp;
// assign adr=adr temp;
// assign pc=pc temp;
// assign pc show=pc temp+32'h400000;
```

3. Data_Mem

```
'timescale 1ns / 1ps
module Data Mem(
input clk,
input d ram rena,//Êý¾Ý′æ′¢Æ÷¶ÁʹÄÜ,1;ɶÁ?è¯?
input d ram wena,//Êý³/4Ý′æ′¢Æ÷Đ′ʹÄÜ£¬1¿ÉĐ′
input [31:0] DAddr,
input [31:0] DataIn,
input [5:0] choice,
output [31:0] Data out
    );
reg [31:0] data out=0;
reg [31:0] memory [0:800];
reg [31:0] DAddr temp;
reg [31:0] load word;
parameter LB = 6'b100000,
           LBU = 6'b010000,
           LH = 6'b001000,
           LHU = 6'b000100,
           SB = 6'b000010,
           SH = 6'b000001;
integer i;
initial
```

```
begin
  for (i=0;i<800;i=i+1)
       memory[i]\leq =0;
end
always @(negedge clk)
begin
    DAddr temp=DAddr-32'h10010000;
  if(d ram rena==1 && d ram wena==1)
    data out<=data out;
  else if (d ram wena)
    memory[DAddr temp] <= DataIn;
  // else if (d ram rena)
       data out = memory[DAddr temp];
  else begin
    load word = memory[DAddr temp];
    case (choice)
       LB : data out = \{\{24\{\text{load word}[7]\}\}\}, load word[7:0]\};
       LBU: data out = \{24'b0\}
                                              , load word[7:0]};
       LH: data out = \{\{16\{\text{load word}[15]\}\}\}, load word[15:0]\};
       LHU: data out = \{16'b0\}
                                              , load word[15:0]};
       SB: memory[DAddr temp] = \{24'b0, DataIn[7:0]\};
       SH: memory[DAddr temp] = \{16'b0, DataIn[15:0]\};
       default:
         ;
    endcase
  end
end
assign
          Data out = d ram rena? memory[DAddr temp]:
                       (choice == LB)? \{\{24\{ memory[DAddr_temp][7]\}\}\},
memory[DAddr temp][7:0]}:
                       ((choice == LBU)?
                                               { 24'b0
memory[DAddr temp][7:0]}:
                       ((choice
                                                                        LH)?
{{16{ memory[DAddr temp][15]}}, memory[DAddr temp][15:0]} :
                       (\text{choice} = \text{LHU})? \{ 16'b0 \}
memory[DAddr temp][15:0]} : 0 )));
endmodule
```

4. scinstmem

模块 2

以下是 Verilog HDL 代码:

```
module scinstmem(pc,inst);
input [31:0] pc; //指令åæ°å€
output [31:0] inst; //è³⁄4"凰指令

reg [31:0] ram [0:1000]; //指令å-~å, ¨å™?

assign inst = ram[pc[31:2]];

initial
begin
$readmemh("C:\\Users\\Ordinary\\Desktop\\test\\cp0.hex.txt", ram);
//读å-测试æ-‡æ¡£ä¸-çš,,指令
end

endmodule
```

5. ALU

```
module ALU(
input [31:0] a,
input [31:0] b,
input [3:0] aluc,
output reg [31:0] r,
output reg zero,
output reg carry,
output reg negative,
output reg overflow
);
// reg [31:0] r;
// reg zero;
// reg carry;
// reg negative;
// reg overflow;
```

```
reg signed [31:0] a_sign;
reg signed [31:0] b sign;
reg signed [31:0] r_sign;
always@(*)begin
a sign = $signed(a);
b sign = $signed(b);
case(aluc)
4'b0000:begin //addu
          r=a+b;
          carry = (r < a || r < b)?1:0;
     end
4'b0010:begin
                 //add
          r sign=a sign+b sign;
          if(a_sign>0 && b_sign>0)
               overflow = (r \text{ sign} < 0)? 1:0;
          else if(a sign<0 && b sign<0)
               overflow = (r \text{ sign}>0)? 1:0;
          else
               overflow = 0;
          r=$unsigned(r_sign);
     end
4'b0001:begin //subu
          r=a-b;
          carry=(r>a)? 1: 0;
     end
4'b0011:begin
                 //sub
          r_sign=a_sign - b_sign;
          if(a sign>0 && b sign<0)
               overflow = (r sign<0)? 1:0;
          else if(a_sign<0 && b_sign>0)
               overflow = (r \text{ sign}>0)? 1:0;
          else
               overflow = 0;
          r=$unsigned(r sign);
     end
4'b0100:begin
                 //and
          r=a\&b;
     end
4'b0101:begin
                 //or
          r=a|b;
     end
4'b0110:begin
                 //xor
          r = a^b;
```

```
end
4'b0111:begin
                 //nor
          r=\sim(a|b);
     end
4'b1000,4'b1001:begin
          r = \{b[15:0], 16'b0\};
     end
4'b1011:begin
                 //slt
          r=(a sign < b sign)?1:0;
     end
4'b1010:begin
                 //sltu
          r = (a < b)?1:0;
     end
4'b1100:begin
                 //sta
          if(a_sign!=0)begin
            r_sign = b_sign >>> (a_sign-1);
            carry = r_sign[0];
            r_sign = r_sign >>> 1;
          end
          else
               r_sign=b_sign;
          r = $unsigned(r_sign);
     end
4'b1110,4'b1111:begin
                          //sll/slr
          if(a != 0)begin
               r = b << (a-1);
               carry = r[31];
               r = r << 1;
          end
          else
               r = b;
     end
4'b1101:begin
                  //srl
       if(a != 0)
       begin
            r = b >> (a-1);
            carry = r[0];
            r = r >> 1;
       end
       else
            r = b;
          end
endcase
if(aluc == 4'b1010 || aluc == 4'b1011)
```

```
zero = (a == b)? 1:0;
else
zero = (r == 0)? 1:0;
negative = r[31];
end
endmodule
```

6. Con_Unit

```
`timescale 1ns / 1ps
module Con Unit(
//cpu31
input [5:0] op,
input [5:0] func,
input z,
output wreg,
output regrt,
output jal,
output m2reg,
output shift,
output aluimm,
output sext,
output wmem,
output [3:0] aluc,
output [1:0] pcsource,
output d ram wena,
output d ram rena,
//cp0
input [4:0] rd,
output [4:0] cause,
//others
output i clz,
output i jalr,
output i_bgez,
//choice
output [3:0] choice md,
output [4:0] choice hilo,
output [5:0] choice mem,
output [3:0] choice_cp0
```

```
);
wire r type=\sim op[5] \& \sim op[4] \& \sim op[3] \& \sim op[2] \& \sim op[1] \& \sim op[0];
assign i clz=\simop[5] & op[4] & op[3] & op[2] & \simop[1] & \simop[0]
                & func[5] & ~func[4] & ~func[3] & ~func[2] & ~func[1] &
\simfunc[0];
assign i jalr= r type & ~func[5] & ~func[4] & func[3] & ~func[2] & ~func[1] &
func[0];
assign i bgez=
                     \sim op[5] \& \sim op[4] \& \sim op[3] \& \sim op[2] \& \sim op[1] \& op[0];
wire i 1b =
               op[5] \& \sim op[4] \& \sim op[3] \& \sim op[2] \& \sim op[1] \& \sim op[0];
wire i lbu=
                op[5] \& \sim op[4] \& \sim op[3] \& op[2] \& \sim op[1] \& \sim op[0];
wire i lhu=
                op[5] \& \sim op[4] \& \sim op[3] \& op[2] \& \sim op[1] \& op[0];
wire i sb=
                op[5] \& \sim op[4] \& op[3] \& \sim op[2] \& \sim op[1] \& \sim op[0];
wire i sh=
                op[5] \& \sim op[4] \& op[3] \& \sim op[2] \& \sim op[1] \& op[0];
               op[5] \& \sim op[4] \& \sim op[3] \& \sim op[2] \& \sim op[1] \& op[0];
wire i lh =
wire i mfhi = r type & \simfunc[5] & func[4] & \simfunc[3] & \simfunc[2] & \simfunc[1]
& \simfunc[0];
wire i mflo = r type & \simfunc[5] & func[4] & \simfunc[3] & \simfunc[2] & func[1]
& \simfunc[0];
wire i mthi = r type & \simfunc[5] & func[4] & \simfunc[3] & \simfunc[2] & \simfunc[1]
& func[0];
wire i mtlo = r type & \simfunc[5] & func[4] & \simfunc[3] & \simfunc[2] & func[1]
& func[0];
wire i mul = \sim op[5] \& op[4] \& op[3] \& op[2] \& \sim op[1] \& \sim op[0]
                            & ~func[5] & ~func[4] & ~func[3] & ~func[2] &
func[1] & \simfunc[0];
wire i multu= r type & \simfunc[5] & func[4] & func[3] & \simfunc[2] & \simfunc[1]
& func[0];
wire i div=\simfunc[5] & func[4] & func[3] & \simfunc[2] & func[1] & \simfunc[0];
wire i divu= r type & \simfunc[5] & func[4] & func[3] & \simfunc[2] & func[1] &
func[0];
wire i syscall=r type& ~func[5] &
                                            \simfunc[4]&
                                                            func[3] &
                                                                           func[2] &
\simfunc[1] & \simfunc[0];
               r type & func[5] & func[4] & ~func[3] & func[2] & ~func[1]
wire i teq=
& \simfunc[0];
wire i break= r type& ~func[5] & ~func[4]&
                                                            func[3] &
                                                                           func[2] &
\simfunc[1] & func[0];
wire i mtc0 = \sim op[5] \& op[4] \& \sim op[3] \& \sim op[2] \& \sim op[1] \& \sim op[0]
                           & ~func[5] & ~func[4] & ~func[3] & ~func[2] &
```

```
\simfunc[1] & \simfunc[0] & rd[2];
wire i mfc0=\simop[5] & op[4] & \simop[3] & \simop[2] & \simop[1] & \simop[0]
                         & ~func[5] & ~func[4] & ~func[3] & ~func[2] &
\simfunc[1] & \simfunc[0] & \simrd[2];
wire i_eret= \simop[5] & op[4] & \simop[3] & \simop[2] & \simop[1] & \simop[0]
              & ~func[5] & func[4] & func[3] & ~func[2] & ~func[1] &
\simfunc[0];
//choice
assign choice hilo = { i mfhi, i mflo, i mthi, i mtlo, (i div | i divu | i multu)};
assign choice md
                  = \{i \text{ div}, i \text{ divu}, i \text{ mul}, i \text{ multu}\};
assign choice mem = { i lb, i lbu, i lh, i lhu, i sb, i sh};
assign choice cp0 = { i teq, i eret, i mtc0, i mfc0};
             SYSCALL = 4'b1000,
parameter
              BREAK
                         = 4'b1001,
              TEO
                        = 4'b1101;
assign cause = i syscall ? SYSCALL :
                   (i break? BREAK:
                   (i teq? TEQ: 4'b0000));
wire i add=r type & func[5] & ~func[4] & ~func[3] &~ func[2] & ~func[1] &
\simfunc[0];
wire i addu=r type & func[5] & \simfunc[4] & \simfunc[3] &\sim func[2] & \simfunc[1] &
func[0];
wire i sub=r type & func[5] & ~func[4] &~ func[3] & ~func[2] & func[1] &
\simfunc[0];
wire i subu=r type & func[5] & ~func[4] & ~func[3] &~ func[2] & func[1] &
func[0];
wire i and=r type & func[5] & ~func[4] & ~func[3] & func[2] & ~func[1] &
\simfunc[0];
wire i or= r type & func[5] & \simfunc[4] & \simfunc[3] & func[2] & \simfunc[1] &
wire i xor=r type & func[5] & ~func[4] & ~func[3] & func[2] & func[1] &
\simfunc[0];
wire i nor= r type & func[5] & \simfunc[4] & \simfunc[3] & func[2] & func[1] &
func[0];
wire i slt= r type & func[5] & \simfunc[4] & func[3] & \simfunc[2] & func[1] &
\simfunc[0];
wire i_sltu= r_type & func[5] & \simfunc[4] & func[3] & \simfunc[2] & func[1] &
```

```
func[0];
wire i sll= r type & \simfunc[5] & \simfunc[4] & \simfunc[3] & \simfunc[2] & \simfunc[1] &
\simfunc[0];
wire i srl= r type & \simfunc[5] & \simfunc[4] & \simfunc[3] & \simfunc[2] & func[1] &
\simfunc[0];
wire i sra= r type & \simfunc[5] & \simfunc[4] & \simfunc[3] & \simfunc[2] & func[1] &
func[0];
wire i sllv= r type & \simfunc[5] & \simfunc[4] & \simfunc[3] & func[2] & \simfunc[1] &
\simfunc[0];
wire i srlv= r type & \simfunc[5] & \simfunc[4] & \simfunc[3] & func[2] & func[1] &
\simfunc[0]:
wire i srav= r type & \simfunc[5] & \simfunc[4] & \simfunc[3] & func[2] & func[1] &
func[0];
wire i jr= r type & \simfunc[5] & \simfunc[4] & func[3] & \simfunc[2] & \simfunc[1] &
\simfunc[0];
wire i addi=\sim op[5] \& \sim op[4] \& op[3] \& \sim op[2] \& \sim op[1] \& \sim op[0];
wire i addiu=\simop[5] & \simop[4] & op[3] & \simop[2] & \simop[1] & op[0];
wire i andi=\simop[5] & \simop[4] & op[3] & op[2] & \simop[1] & \simop[0];
wire i ori= \sim op[5] \& \sim op[4] \& op[3] \& op[2] \& \sim op[1] \& op[0];
wire i xori= \simop[5] & \simop[4] & op[3] & op[2] & op[1] & \simop[0];
wire i lw = op[5] \& \sim op[4] \& \sim op[3] \& \sim op[2] \& op[1] \& op[0];
wire i sw= op[5] & \simop[4] & op[3] & \simop[2] & op[1] & op[0];
wire i beq=\simop[5] & \simop[4] & \simop[3] & op[2] & \simop[1] & \simop[0];
wire i bne=\simop[5] & \simop[4] & \simop[3] & op[2] & \simop[1] & op[0];
wire i slti=\simop[5] & \simop[4] & op[3] & \simop[2] & op[1] & \simop[0];
wire i sltiu=\simop[5] & \simop[4] & op[3] & \simop[2] & op[1] & op[0];
wire i lui = -op[5] \& -op[4] \& op[3] \& op[2] \& op[1] \& op[0];
wire i j = -op[5] \& -op[4] \& -op[3] \& -op[2] \& op[1] \& -op[0];
wire i jal=\simop[5] & \simop[4] & \simop[3] & \simop[2] & op[1] & op[0];
assign wreg
                      = i add | i sub | i and | i xor | i sll | i srl | i sra | i or |
                           i addi | i andi | i ori | i xori | i lw | i lui | i jal |
                           i addu | i subu | i nor | i slt | i sltu | i sllv | i srlv |
                           i srav | i addiu | i slti | i sltiu |
                           i mfc0 | i mul | i clz | i jalr | i lb | i lbu | i lh | i lhu |
i mfhi | i mflo;
assign regrt
                       = i addi | i andi | i ori | i xori | i lw | i lui | //i jal |
è; TMä, aéœ?è¦åŠ ä,Šä¹^ï¹/4Ÿï¹/4Ÿï¹/4?
                           i addiu | i slti | i sltiu |
                           i mfc0 | i lb | i lbu | i lh | i lhu;
                     = i jal;
assign jal
                      =i lw |
assign m2reg
                           i lb | i lbu | i lh | i lhu;
```

```
assign shift
                    = i sll | i srl | i sra;
assign aluimm
                      = i addi | i andi | i ori | i xori | i lw | i lui | i sw |
                          i addiu | i slti | i sltiu |
                          i lb | i lbu | i lh | i lhu | i sb | i sh;
assign sext
                    = i_addi | i_lw | i_sw | i_beq | i_bne |
                          i slti | i addiu;
                    = i slt | i sltu | i sll | i srl | i sra | i sllv | i srlv | i srav | i slti |
assign aluc[3]
i sltiu | i lui;
assign aluc[2]
                    = i and | i or | i xor | i nor | i sll | i srl | i sra | i sllv | i srlv |
i_srav | i_andi | i_ori | i_xori;
assign aluc[1]
                   = i add | i sub | i xor | i nor | i slt | i sltu | i sll | i sllv | i addi
| i xori | i lw | i sw | i beq | i bne | i slti | i sltiu;
assign aluc[0]
                   = i sub | i subu | i or | i nor | i slt | i srl | i srlv | i ori | i beq
| i bne | i slti;
assign wmem
                       =i \text{ sw};
assign pcsource[1]= i jr | i j | i jal;
assign pcsource[0]= i_beq&z \mid i_bne&\sim z \mid i_j \mid i_jal;
assign d ram wena = i sw;
assign d ram rena = i lw;
endmodule
// wire i unimplemented = \sim(i mfc0 | i mtc0 | i eret | i syscall |
//
                       i_add | i_sub | i_and | i_or | i_xor | i_sll | i_srl |
//
                       i sra | i jr | i addi | i andi | i ori | i xori | i lw |
//
                       i sw | i beq | i bne | i lui | i j | i jal);
//????????? 4? ???? ???? ????? ??
// wire overflow = ov & (i add | i sub | i addi);
// wire int int = sta[0] & intr;
// wire exc sys = sta[1] \& i syscall;//??
// wire exc uni = sta[2] & unimplemented inst;//??
// wire exc ovr = sta[3] & overflow;
// assign exc
                  = int int | exc ovr | exc sys | exc uni;
// assign inta
                 = int int;
// // ExcCode 00 ???? 01 ???? 10 ?????? 11 ??
// wire ExcCode0 = i syscall | overflow;
// wire ExcCode1 = unimplemented inst | overflow ;//??
// assign cause = \{28'h0, ExcCode1, ExcCode0, 2'b00\};
```

```
// //??3??????????
// assign mtc0 = i_mtc0;//??
// assign wsta = exc | mtc0 & rd_is_status | i_eret;
// assign wcau = exc | mtc0 & rd_is_cause;
// assign wepc = exc | mtc0 & rd_is_epc;

// wire rd_is_status = {rd == 5'd12};//cp0 status register
// wire rd_is_cause = {rd == 5'd13};//cp0 cause register
// wire rd_is_epc = {rd == 5'd14};//cp0 epc register
// assign mfc0[0] = i_mfc0 & rd_is_status | i_mfc0 & rd_is_epc;
// assign mfc0[1] = i_mfc0 & rd_is_cause | i_mfc0 & rd_is_epc;
// //00:??? 01:EPC 10:???????????
// assign selpc[0] = i_eret;
// assign selpc[1] = exc;
```

7. Mul_Div

```
'timescale 1ns / 1ps
module Mul Div(
input [3:0] choice,//1000:div 0100:divu 0010:mul 0001:multu
input [31:0] a,
input [31:0] b,
input clk,
input rst,
output buzy,
output [31:0] q, //shang
output [31:0] r //yushu
     );
parameter DIV = 4'b1000,
            DIVU = 4'b0100,
            MUL = 4'b0010,
            MULTU= 4'b0001;
//div
reg r sign = 0;
reg a sign = 0;
reg b_sign = 0;
```

```
reg [5:0] count = 0;
reg [63:0] a div, b div;
wire [31:0] q div;
wire [31:0] r div;
reg bz_div = 0;
wire start div = \sim bz div && (choice == DIV);
assign r div= a sign?
               (b sign? \sima div[63:32]+1: \sima div[63:32]+1):
               (b_{sign} ? a_{div}[63:32] : a_{div}[63:32]);
assign q div= a sign?
               (b sign? a div[31:0] : \sim a \ div[31:0]+1):
               (b sign? \sima div[31:0]+1:a div[31:0]);
//divu
reg r_sign_u = 0;
reg [31:0] reg q;
reg [31:0] reg r;
reg [31:0] reg b;
wire [32:0] sub add;
assign sub_add = r_sign_u?(\{reg_r,q[31]\} + reg_b):(\{reg_r,q[31]\} - reg_b);
reg bz divu = 0;
wire start divu = \simbz divu & (choice == DIVU);
wire [31:0] r divu;
wire [31:0] q divu;
assign r_divu = r_sign_u?( reg_r + reg_b ): reg_r;
assign q divu = reg q;
//mul
reg [63:0] result = 0;
reg [31:0] x = 0;
reg [31:0] y = 0;
reg flag = 0;
reg [31:0] high = 0;
wire [31:0] r mul;
wire [31:0] q mul;
assign r mul = result[31:0];//mul ouput low 32 bit
assign q mul = result[63:32];
//multu
wire [31:0] r multu;
wire [31:0] q multu;
```

```
assign r_multu = result[31:0];
assign q multu = result[63:32];
always @(*)begin
case (choice)
DIV:begin
     if(rst)begin
        count = 0;
        bz div = 0;
     end
     else begin
        if( start_div )begin
          r sign = 0;
          a sign = a[31];
          b sign = b[31];
          a_{div} = a_{sign} ? \{32'b0,\sim a+1\} : \{32'b0,a\}; //ec^{mm} e^{-o}a-1\}
ç»å¯¹å€¹⁄4扩å±?
          b_{div} = b_{sign} ? {\sim}b+1,32'b0 : {b,32'b0}; //\acute{e}^{TM} @e^{\bullet}\mathring{a}-
ç»å¯¹å?¹⁄4扩å±?
                                                //计æ•°å™"ç½®é›?
          count = 6'b0;
                                               bz div = 1;
        end
        else if (bz div)begin
                                             //计æ•°å™"åŠ ä.?
          count = count + 1;
          a div = \{a \text{ div}[62:0],1'b0\};
                                            //左移
          if( a div \geq b div )
                a\_div = a\_div - b\_div + 1; //å \Box \ddot{Y} \mathring{a} \mathring{\ddagger} \mathring{a}^{TM} @\% \S \grave{e}_{i} E \mathring{a} \mathring{\ddagger} @^{3}?, \mathring{a} \bullet \dagger \ddot{a} . \check{S} 1
          else
                a div = a div;
                                                //ä¸å¤Ÿå‡å^™ä¸å~¸å•†ä¸Š0
          if( count == 6'h20 )
                bz div = 0;
                                               //结æŸæ‰§è¡Œé™¤æ³•指令
        end
     end
end
DIVU:begin
     if(rst)begin
                count \le 0;
                reg_q<=0;
```

```
reg_r <= 0;
                reg b \le 0;
                bz divu<=0;
          end
     else begin
          if(start_divu)begin
               reg_q <= a; // dividend;
                reg_b <= b; //divisor;</pre>
               reg r \le 0;
                count \le 0;
               bz divu \le 1;
               r_sign_u<=0;
          end
          else if(bz_divu)begin
               reg_r \le sub_add[31:0];
               r_{sign}u \le sub_{add}[32];
               reg_q \le \{reg_q[30:0], \sim sub_add[32]\};
                count \le count +1;
                if (count == 31)
                     bz divu \leq 0;
          end
     end
end
MUL:begin
     if (rst)begin
          result=0;
          x = 0;
          y = 0;
          high = 0;
          flag = 0;
     end
     else begin
          x = a;
          y = b;
          high = 0;
          result = 0;
          flag = (\sim x[31] \& y[31]) | (x[31] \& \sim y[31]);
          if (x[31] == 1)begin
               x = x - 1;
               X = \sim X;
          end
          if (y[31] == 1)begin
                y = y_{-1};
```

```
y = \sim y;
          end
         while(y = 0)begin
              if(y[0]==1)
                   result = result + \{high,x\};
              high = high << 1;
              high[0] = x[31];
              x = x << 1;
              y = y >> 1;
          end
          if (flag == 1)begin
              result = \sim result;
              result = result + 1;
              flag = 0;
           end
      end
end
MULTU:begin
     if (rst)begin
          result=0;
          x=0;
          y=0;
         high=0;
     end
     else begin
          x=a;
          y=b;
          high=0;
          result=0;
          while(y!=0) begin
              if(y[0]=1)
              result=result+{high,x};
              high=high<<1;
              high[0]=x[31];
              x=x<<1;
              y=y>>1;
          end
     end
end
  default:
endcase
end
```

8. PC

```
'timescale 1ns / 1ps
module PC(
input clk,
input rst,
input jal,
input [31:0] jpc,
input [1:0] pcsource,
input [31:0] ra,
input [31:0] offset,
input [3:0] cause,
input buzy,
input i jalr,
input i bgez,
input i eret,
input [31:0] inst,
input [31:0] exc addr,
output [31:0] pc,
output [31:0] p4
     );
```

```
reg [31:0]pc_show_temp=0;
reg [31:0]p4 temp=0;
reg [31:0]adr temp=0;
reg [31:0]pc temp=0;
reg [31:0] jpc_temp=0;
parameter EXC BASE = 32'h00000004; //base
             SYSCALL = 4'b1000,
parameter
              BREAK
                          = 4'b1001,
              TEQ
                         = 4'b1101;
always @(posedge clk or posedge rst)
begin
  if (rst==1)begin
     pc temp=0;
     pc_show_temp=pc_temp+32'h400000;
  end
  else
  begin
    jpc temp = jpc-32'h400000;
     if ((cause == SYSCALL | cause == BREAK | cause == TEQ) == 1)
       p4 \text{ temp} = EXC BASE;
     else if (i eret)
       p4 \text{ temp} = exc \text{ addr};
     else if (buzy)
       p4 \text{ temp} = p4 \text{ temp};
     else if (i jalr)
       p4 \text{ temp} = ra - 32'h400000;
     else if (i bgez & ra[31]==0)
       p4 temp = pc temp + 4 + \{2'b00, inst[15:0], 2'b00\};
     else
       p4\_temp = pc\_temp + 4;
     adr temp = p4 temp+offset;
     pc show temp=pc temp+32'h400000;
     case (pcsource)
       2'b00: pc_temp=p4_temp;
       2'b01: pc temp=adr temp;
       2'b10: pc temp=ra-32'h400000;
       2'b11: pc_temp=jpc_temp;
       default: pc temp=0;
     endcase
  end
     if (pc temp==32'h00000b54)
       pc_temp=pc_temp;
end
```

```
assign p4=jal?p4_temp+32'h400004:p4_temp;

// assign adr=adr_temp;
assign pc=pc_temp;

// assign pc_show=pc_temp+32'h400000;

endmodule
```

9. regfile

```
'timescale 1ns / 1ps
module regfile(rna,rnb,d,wn,we,clk,clrn,qa,qb);
                         //时钟信号
    input clk;
                         //清零信号
    input clrn;
    input we;
                         //写使能信号
    input [4:0] rna, rnb; //读端口 a,b 的寄存器地址
    input [4:0] wn;
                   //写端口的寄存器地址
                       //写端口的 32 位数据
    input [31:0] d;
    output [31:0] qa,qb; //读端口 a,b 的 32 为数据
    reg [31:0] array reg [0:31]; //31 * 32-bit regs
    //读寄存器
    assign qa = (rna == 0) ? 0 : array_reg[rna];
    assign qb = (rnb == 0) ? 0 : array reg[rnb];
    integer i;
    initial
    begin
        for(i = 0; i < 32; i = i + 1)
             array reg[i] \le 0;
    end
    //写寄存器 //下降沿写入???
    always @(negedge clk or negedge clrn)
    begin
        if(clrn == 1)
        begin
```

```
for(i = 0; i < 32; i = i + 1)
                    array reg[i] \le 0;
          end
          else if((wn != 0) && we)
               array_reg[wn] = d;
     end
endmodule
```

10. Hi_Lo

```
'timescale 1ns / 1ps
module Hi_Lo(
input clk,
input rst,
input [4:0] choice,
input [31:0] Hi i,
input [31:0] Lo_i,
input [31:0] mul h,
input [31:0] mul 1,
output [31:0] Hi o,
output [31:0] Lo_o
    );
reg [31:0] H;
reg [31:0] L;
parameter MFHI = 5'b10000,
            MFLO = 5'b01000,
           MTHI = 5'b00100,
            MTLO = 5'b00010,
           D M = 5'b00001;
assign Hi_o =(choice == MFHI) ? H : 0;
assign Lo_o =(choice == MFLO) ? L:0;
always @(posedge clk or posedge rst)begin
  if(rst)begin
```

```
H = 0;
    L = 0;
  end
  else begin
    case (choice)
         MTHI:
             H = Hi i;
         MTLO:
             L = Lo i;
         D_M:begin
             H = mul h;
             L = mul 1;
         end
         default: begin
             H = H;
             L = L;
         end
    endcase
  end
end
endmodule
```

11. CP0

```
`timescale 1ns / 1ps
module CP0(
input clk,
input rst,
// input [3:0] choice,
// input teq,
                             // é©å"¥ç"'寮曞å½,é'·îˆæ«¡å¯®å,šçˆ¶ i teq &&
zero
// input eret,
                                 // \alpha¶"î...Ÿ\alphaŸ?/å¯\alpha,šç^¶\alpha©\alpha-\alpha-\alpha·‡â?³å½;
ERET(Exception Return)
// input mtc0,
                              // éæ©ŸP0æ·‡â?³å½;
// input mfc0,
                              // c'tc±†P0æ·ţâ?³å½;
input [3:0] choice,
input [31:0] pc,
                         // cp0½Ä′æÆ÷μØÖ·
input [4:0] addr,
input [3:0] cause,
                         // [6:2]=ExCode (syscall break teq)
input [31:0] wdata,
                         // write data
                         // read data
output [31:0] rdata,
```

```
output [31:0] exc_addr // Êä³öPCμØÖ·
);
             SYSCALL = 4'b1000,
parameter
                         = 4'b1001,
              BREAK
              TEQ
                         = 4'b1101,
              ΙE
                       = 0;
wire teq = choice [3];
wire eret = choice [2];
wire mtc0 = choice [1];
wire mfc0 = choice [0];
reg [31:0] cop0 [0:31];
wire
                                                                        [31:0]
status=cop0[12];//cop[12]é"å‹‹‹åžµæ;@嬬å§,鎬ä½,埌æ'曟æ§,鎬å°ç®žç
<sup>1</sup>/<sub>4</sub>æ¬åš-é‰ãƒ§æ®'é">ç‡,ç'μé"Ÿï¿½?
integer i;
initial
 begin
  for (i=0;i<32;i=i+1)
       cop0[i] = 0;
  cop0[12]={28'b0,4'b1};
end
wire exception
                         status[0]&&
                                        ((status[1]&&cause==SYSCALL)||
                                             (status[2]&&cause==BREAK)
(status[3]&&cause==TEQ&&teq));
always@(posedge clk or posedge rst)
 begin
  if(rst)
   begin
    for (i=0;i<32;i=i+1)
       cop0[i] = 0;
    cop0[12]={28'b0,4'b1111};
   end
  else
   begin
    if (mtc0)
         cop0[addr] \le wdata;
    else if(exception)
         begin
           cop0[12] \le status \le 5;
```

12. Clz

```
module Clz(
input clk,
input [31:0] data,
output [31:0] num
    );
integer i;
reg [31:0] num temp = 32;
reg flag = 1;
always @(*)begin
  flag = 1;
  i = 0;
  num temp = 32;
  for (i=0; i<32; i=i+1)begin
    if(data[31-i] == 1 && flag == 1)begin
       num\_temp = i;
       flag = 0;
    end
  end
  i = 0;
assign num = num_temp;
endmodule
```

四、实验结果