The is the final project of the Course -- "Computer Architecture"
I use the Verilog to implememnt the MIPS CPU with
- 31 instructions Pipline CPU
- 54 instructions Singal Cycle CPU
-
Notifications
You must be signed in to change notification settings - Fork 0
yufansong/MIPS-CPU
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
The is the final project of the Course -- "Computer Architecture"
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published