R-707/727 SERVICE NOTES

First Edition

SPECIFICATIONS

Memory Capacity

: 64 Rhythm Patterns (16 x 4 Group)

Track

4 (1 to 4; continuous Maximum measures=998)

Step

1 to 16 steps/measure

Tempo

= 38 to 250

Rear Panel Trigger Out Master Out (L,R/MONO) [8Vp-p, 1K Ω] +5V, 20ms Pulse

TR-707 Rim Shot

TR-727 Hi Agogo Sync In/Out (5P DIN): (1: Run/Stop, 2: GND, 3: Clock, 4: NC, 5: Continue)

Power Consumption : 2.4 W

Dimensions

380 (W) x 73 (H) x 250 (D) mm

14-15/16" (W) x 2-7/8" (H) x 9-13/16" (D) in


Weight

1.5 kg/13 lb. 5 oz. : 12V AC Adaptor


Accessories Options

Connection Cord PJ-1 Memory Cartridge M-64C


Pedal Switch DP-2




B-3



	TR-707	TR-727
(2)	Voicing Board (7313604000) (pcb 2291098102)	Voicing Board (7313804000) (pcb 2292018900)
②	Volume Board (7313605000) (pcb 2291098002)	Volume Board (7313805000) (pcb 2292019000)
9	Switch Board (pcb 2291097	(7313606000) 903)
0	LCD Board ((pcb 229109	7313607000) 8203)





מטטו ומטט

l		
	Panel	
l	Top	
	201064700	
	2201	

7313605000 Volume Board (pcb 2291098002)		LP-191A-G			NHOS EPROM (Ver.O SN460100-504399) (Ver.1 SN504400-519599)	
Volume Board (CCD			HN4827128G-25 NMOS EPROM (Ver.O SN4((Ver.1 SN5)	
7313605000	CO		ıc	Program ROM	15179720	70

	=			diff
	CMOS MASK ROM (Ver.1 SN519600-533099)		(d.	Ver.O In Pattern PLAV mode Selecting a pattern from diff
	500-5	τ.	(Ver.2 SN533100-up)	tern
	CMOS MASK ROM (Ver.1 SN51960	CHOS MASK ROM	N533	pat
	HAS	HAS	. 2 S	8 9 0
	CMOS (Ver	CHOS	(Ver	lecti
	95	24		Se
	28PE	28PG	Τ	9.
	HN613128PE95	HN613128PG24	(BIL)	\Y B0
	Ξ	Ŧ	HPAT	J.
	0996	2695	9 9	atter
5	15179660	or 15179692	UPWARD COMPATIBILITY	Ver.0 In Pai

scale while repeating STOP and START or CONTINUE sometimes leads to Power-ON initialization.

ROMS of Ver. I always run the new pattern at the beginning of a measure.

When the unit is used as a Master -- Repetitions of STOP and CONTINUE more than 30 times would cause generation of redundant HIDI clock 5F8.
When the unit is used as a Slave -- Will miss a HIDI IN clock when STOP signal follows the Clock within las.

HASK ROM of Ver.2 cures this problem. For a replacement Ver.2 or up is recommendable. 上向コンパチなので解析用としてはパーンテン番号の大きいPROMの展刊が作ましい。

					b 2292018900)	(pcb 2292019000)	
					ودا	(pcl	
		Top Panel			'313804000 Voicing Board (pcb 2292018900)	7313805000 Volume Board	
TR-727	CASING	2201066400 Top Panel		PCB	7313804000	7313805000	
	ī	Т	_		1)	

			1					
							HI CONGA	TIMBALE
	LP-1918-G			NHOS EPROM		CMOS mask ROM	HI/LOW BONGO, HI CONGA	LOW CONGA, HI TIMBALE
	rcp			HN4827128G-25 NMOS EPROM		HN61256PC-79		
	15029422	2	Program ROM	15179719	Sound ROM	15179694		
CCD	15029	2	Progr	15179	Sound	15179		

Window Cover (2202069200)

Escutcheon (2202069300)

		LOW TIMBAI	LOW TIMBALE, AGOGO, CABASA		hex inverter			2217515300 Spr		RAM cartridge	100
15179696 HN612	HN61256PC-81	CMOS mask ROM	WHISTLE ROM	15159517	TC40H010P triple 3-input NAND gate	AND gate	H CHOS	2214531300 2345014600	Shaft Plate	RAM cartridge	artridge
	10.704361361	QULIADA		15159506	TC40H138P		н сноѕ	12469117		•	,
		STAR CHIME	E non	15159535	TC40H151P	CONTRIB GECOGET/GEMOLICIPIENET	H CHOS	13529117	LED HOLDER Ceramic Capacitor D55Y5V1H334221	(swicen peb)	2
STONG INCOMPACT				11585151	l-of-8 data sele TC40H174P	1-of-8 data selector/multiplexer C40H174P	SONO H	12559708	0.33uF Fusing Resistor FRNR 1760 70		(ICD pcb)
CASING					hex D-type flip flop	flop		2225022801	Cover		top panel
1	Bottom Case			15159524	TC4OHZ45P octal bidirectional bus	nal bus buffer	H CMOS	2225022400	Shield (Voi	(Voicing pcb-Volume pcb)	9
2202069100 Bacte	Battery Cover			15159507	TC40H273P		H CMOS	COMMERCIA	COMMERCIALLY AVAILABLE ACCESSORIES		1
	LCD Escutcheon			15150530	octal D-type flip flop	p flop	200	12569105	Dry cell SUM-35 1.5V		İ
2202569400 Cart	Cartridge Lid			000000	hex bus buffer				12V AC adapter (100V) 12V AC adapter (117V)		
KNOB, BUTTON, KEY TOP	EY TOP			15159104	TC4011BP	,	CMOS		12V AC adapter (220V)		
		1	TEMPO	15159105	quad 2-input namu gate TC4013BP	n gare	CHOS	2343067500	<pre>12V AC adapter (240VA) Connection Cable LP-25</pre>	Australlan	185
2247036700 Key	Key Top (large)	e) gray	Main Key 1-16, ENTER,		dual D-type flip flop	flop	1				
			STAKE, SHIRE, STORY CONT	15159141			CHOS				
2247036800 Key	Key Top (small)	1) gray		15159113	HD14051BP	conucer	CHOS				
4/03/100 Knob		# Frite	BD, SD, LT, MT, HT, OCH, RS/CR, HCP/TAME, RIDE.		single 8-channel	single 8-channel multiplexer/demultiplexer			ı		
			CRASH	10565151	TC45208P	3	CHOS				
8		orznge	VOLUME	15159303	ID4584BP	191100	CMOS				
12479225 TK-305	ć	black	POWER		hex schmitt trigger	;ger					
B ASSY				15189136	M5218L		op and				
	Switch Board	(pet 229	2291097903)	15169154	TEU64	74	TEI UP SEP				
	LCD Board	(pecb 229	(pcb 2291098203)	15199108F0	UA78M05UC	voltage re	voltage regurator +5V				
7313608000 Cart	Cartridge Board	rd (pcb 229	(pcb 2291098300)	15229712	PC900	id.	photo coupler				
COIL TRANSFORMER	4EB			15149118	MS4517P	trans	transistor array				
2244025000 5097744	744	Transformer	DC/D	TRANSISTOR							
12449229 FKOB	FK0B160MH15	3	line filter	15129612	2SD1469-R		NPN				
SOCKET				15129137	2SC2603-F		NAN				
6	MIDI 3-NS-533		NIO	15119125	2541115-F		a Na				
	HEC0470-01-610	0	AC adapter	15139101	2SK30ATM-Y		FET				
0734 434871 HSJ0	321-01-016	5 (nin	DIODE							
	HI 10521-01-110	, -	091918	15019126	155113T-77		diode				
13449137 HLJ2	336-01-100	. 0	dual	15019209T0	s-5500G		rectifier			-	
0	PBRS-28U-T01-S	S	cartridge	15019667	RD-12EB1-T		12V zener				
SWITCH				15029150	GL-9RF2		LED red				
1	er switch		14 contact upper rou								
	Rubber switch (Pad)	(Pad) B	Love	RESISTOR AL	ARRAY						
13129135 SDW-1P	-15		POWER	13919133	RKM7LM502		A converter				
ž			•	13919113	RCSD4X103J	10K × 4					
	S2018 50KB		slide 15mm travel	13910107	RSD8X332J	3.3K × 8					
13339451 5302	S3028 50KB		dual slide 15mm travel	CONNECTOR							
	RVF8P01-503 50KB	OK.B	trimer	13439256	5089-11A	11P (Switch pcb)					
13299141 RVF8	RVF8P01-204 200KB	00KB	trimmer	13439255		13P (Switch pcb)					
₽¥	ESONATOR	_		13439253							
12389736 HC-18/U	HC-18/U	•	4.0MHz Xtal	13439252	5494-10C 5597-28APB	10P (Voicing pcb) 28P (Voicing pcb)	cartridge				
	A. 1		1.0MHZ Ceramic resonator	2343025100			rubber connector LCD				
IC 80825 8063	3471111		Merric ercs	WIRING ASS'Y	>						
	MD630114FF		gate aftey	2341048000	139	(LCD pcb)					
	HM6116LP-4		CMOS S RAM	2341047900	119	(Voicing pcb)					
	709		LCD driver	2347015200	9P flat cable	(Volume pcb)					
15159503 TC40	TC40H000P	• !	H CMOS	734/013300	ior tlat cable	(Volume pcb)					
	quad 2-input NAND gate	NAMO gate									
15159504 1040	TC4UH002P										

38 39 4C

...

10 63

78 CE

0

κ, ~ζ


25 26

(5) (1)

<u>ب.</u> م

÷

:: ;;



CIRCUIT DESCRIPTIONS

TR-207 and TR-227 are designed based on the same circuit configuration, having more in common with each other. The differences between two models are sound data, component values in several audio stages and a couple of pin connections at IC30 of Voice board.

Both models derive all rhythm sounds from PCMencoded samples of real sounds stored in ROM. Each waveform is stored either independently (e.g. CYMBAL) or together with another waveform as shown in Tables 1 and 2. Accordingly, sound reproducing circuits are classified into two: multiplex and single. The following description focuses on PCM sound reproduction system, taking TR:707 circuits as a representative.

回路解說

TR-707/727はROMにメモリされているPCM仮形(サウンドデータ)を目前として利用しています。業器の種類が異なるA一部に結婚や記数の違いがあるものの、全体の回路構成は函数権に共通です。以下TR-707を例にとって説明します。

数1及び2から刺る様に、1C34、1C35には複数芒 顔のデータが、1C19、1C22には唯一市線がメモリニ れています。従って、これら音数データの読み出しから再 生までの過程をシンクル方式とフルナの二輪類があります。

MULTIPLEX SOUND PROCESSING


MULTIPLE ADDRESS COUNTERS

IC30 RD63H114 on Voicing Board is a custom-LSI(called Gate Array) designed for use in PCM-sound multithythm systems. The LSI assumes the key role in the TR 207 sound system. It incorporates a master dock generator, timing generator, not only supplies clocks to ters. The timing generator, not only supplies clocks to these counters for generating address bits, but also feeds peripheral circuits with various timing clocks to sync the motite system operation. Of these timing clocks, A, B and C together make a channel select code for signalming the ROMs (1Cs 34, 28), MUX IC40 and DMUX (C41 which voice is being addressed by an address counter

マルチ音通

マルチブル・アドレスカウンタ

多台南データをノモリしている ROM (1C34.35) からのデータをノモリしている ROM (1C34.35) からのデータ ROM LO RO B S H 114 をマスターとして動作します。RD B 3 H 114 はマルキ音磁像器用に開発されたカスタム L S I であって、内職のクロックおよびタインア発生回路により C れら外付回路を同期させるクロック 信号を出力します。同期クロックのうち A. B. C は 4 との存録アドレス (アドレス・カウンタのチャンネル都号)が出力されているかを、ROM 以外の MUX I C 4 0. D MUX I C 4 1 に 6 名の B A I 1、B = 0、C = 0。次頁のタイミングチャート整照)



20 mar 17 mar 19
100

1

1

Comments over the same to

ij

i, ļį

.....

្រាលលោក នៃបាលចេលក្នុងសមាលការបានក្រុមបាលចេលក្នុងសមាលការបានក្រុមបាលចេញការបានការបានការបានការបានការបានការបានការបានក

TIMING CHART タイミング・チャート

Now suppose that TR-707 is to run with BASS DRUM 180-1) being selected, the CPU IC5 puts XST0 (CH0 start) and XSTA (XST0-XST7 enable) low, resetting and allowing it to count the clock pulse XCKO from pin B in discrete steps. The counter continues counting until it encrements up to 1FFFH and tops there until the next trigger pulse is received. While counting, the contents (a graup of 13 clock pulses) of the counter is transferred to address selector where it is read every 40µs and is presented along ports ADR0 through ADRC--13 lower counter 0, presetting it to the starting address 0000H address bits.

ì

ROW MEMORY READING

address bits to access their memory locations. Clocks A and B from IC30 serve as MSBs while C indicates which C34 and IC35, 32,768 word by 8 bit ROM, require 15 one of two ROMs is to be selected -- Chip Select.

On the contrary, LSB ADR0 is defeated when particular voice is selected: BD-1 and BD-2 share the same memory area with even addresses allocated to BD-1 and odd ones to BD-2 as shown in Table 1. With BD-1, data selector IC33 blocks ADR0 and passes "0" data from IC32 onto AB of ROM IC35. With BD-2, IC33 selects "1", With Low Torn, Mid Tom, Hi Torn or Hi Hat, ADRO is allow ed to reach A0. Each 8-bit memory location (PCM waveform data) in ROM is foaded into latch IC36 on the rising edge of CLK4. This 8 bit data is, waveforms being lent by D/A con PCM to improve ette. A signal cor original amplitud REF pin gives

5

		ř	2/2	I H-727 Sound Data ROM	•		
ı	NO.	2	25	vorce	нВюку	ŀ	
z	10161236PC71	-	-	H1 BOKCO	24 ADRS	. 5	dt byte
	(1517%%)	_		10w 80wG0	2N - 1 ADBS 4k byte	\$	è
				MUTH HI CONCA	ZW ADRS	; #	4k byte
	_			OPER HI CONCA	2x - 1 ADRS 4k byte	\$	2,4
			_	O. COMC		; #	Sk byte
				HI TIMBALE	<u>i</u> _	4	Sk byte
2	80461256PC80	=	=	LOW TINBALE		=	Bk byte
	(15179695)			WISTIE	10	: =	Ok by Ce
				11 ACOCO	2N ADRS	1	th by ce
				I IN MODO	2H · I ADRS 4k byte	5	è) (e
				CABASA	29 ADRS	ž	AR DITE
-				MARAGAS	24 - LADRS 4h byte	7	4

t dat	ر م	37 as it is no	it data is, if converted to analog equiva- niverser IC37 as it is not restored to its	9 8 6
4	ָבָּי נָבּ פּ	an technic is	de. A certain technic is involved during	RO
Š	Ē	io, to have h	e S/N ratio, to have higher resolution,	·6 ¢)
ming	fron	Envelope Ge	ming from Envelope Generator into (+)	リズト
الله الله	tone	contour to a	right tone contour to a continual PCM	改
5	3	TRANSCO DIA	Solution of the colors	PCM
				nte
				REF
				กรร
Ä	727 S	TR-727 Sound Data ROM	-	
33	ន	VOICE	нВюкт	1C NO.
-	_	N1 BOKCO	79 ADRS 41 byte	1034
		104 80400	2N - I ADRS 4k byte	=======================================
	_	MUTH HI CONCA		_
		OPEN HI CONCA	2N . I ADRS 4h byte	_
	_	104.00		
		HI TIMBALE	Sk byte	- i
=	=	LOW TINBALE	Bk byte	1035
		WHISTIE	Bk by ce	-
_		11 40000	2N ADRS 4k byte	

今 BASS DRUM1(BD-1)が選択された状態で、	リズムが土ったとすると、IC30に XSTO (チャンネル	$0 \times 9 - 1) $ $\times \overline{XSTA} $ ($XST0 - 74 + 7 \mu$) of Mt	り、カウンタCHのは 0000Hにりセット された後XCKのに	加えられて米るクロックBをカウントして行きます。この	13ピット・Tドレスカワンタのカウント値は40μs毎に	アドレス・セレクタにより ADR0-ADRC結子に由力さ	れて行きます。(次にもう一度 XSTO が加わらない場合、	カウンタは最大値 1FFFH に達するとストップしたまま	となります。)
------------------------------	-------------------------------	---	---------------------------------	----------------------------	-----------------------------	------------------------------	-------------------------------	------------------------------	---------

サウンド・データの観み出し

į ï •

ì

愛です。残りのMSB2ビットにはIC30のA, Bクロ ーションにてクセスするには、15ビットのアドレスが必 ・ノクが当てられます。クロックCは、どちらのROMにア クセスするかを選ぶチップセレクトです。一方LSBAD ・エリアを共有しており、 BD-1 には偶数のアドレスが "0"が1C32,1C33 を適じて加えられます(BD-2 256KE21ROM 1C34,1C350/モリ・ロケ R O は、音及によっては R O M アドレスとして使用されま せん。例えば、BD-1 と BD- 2 は同じ ROM のメモリ BD-2には希敷アドレスが割当てられています。(表1 参照)。この為、BD-1の場合、KONのAOには常に の場合は"1")。

一・ネットワーク内蔵)でナナログ電圧に変換され 中値は原音の値とは必ずしも一致しません。これは の過程において S/N 比や分解能向上の処理が合ま る為です。 再生音のエンベロープは、1C31の(+) 音族形の一部分(サンプリング故形)を再現します に強れ込む ENV GENからの佰号によって左右さ M から読み出されたサウンド・データは、1C37

TR-707 Sound Date ROM

1C NO. ROW	ē	5	S	CE CS VOICE	MEMORY		
1034	HN61256FC71 . H	=		BASS DRUM I	2K ADRS	=	4k byte
	(15179661)		_	BASS DRUM 2		\$	4
				SHARE DRUM 1	2M ADRS	4	4k byte
		_		SWARE DRUM 2	2K . I ADRS 4k byte	5	à
				101	Par Par		Be byte
- 						: 5	64 bye
1033	. NH61256PC72 . H	=	*		_	2	Sk byte
-	(15179662)		_	H1 K4		, 5	St byte
			_	ETH SHOT	2) ADRS	5	4 byte
				CON BELL	24 . 1 ADRS 4k bere	3	ž
				HAND CLAP	ZN ADRS	5	4 b) Ce
		_		TAMBOURING	24 . 1 ADRS 41 byte	5	ž

and is channeled into the S/H which is designated by A

The DAC output is boosted at Q41 and Q42 conjunction

successive BD-1 data are converted to analog voltages,

giving a bass drum contour to the voice.

and D/A converting lag one slit behind the

loping

As can be seen from the timing chart, the timing of enve

B C code placed at IC41 select pins.

memory addressing. That is, BD-1 sound read from ROM with channel No. ABC=000 becomes an audible sound when channel No. is represented by ABC=100. This is

because the data accessed on a positive going CLK4 with ABC=000 is latched into IC36 on the next CLK4 with ABC=100. Consequently, TRIG data to ICs 27 and 28. and LEVEL/DYNAMICS data to IC31 are made to delay

エンベローブアクセント

and DYNAMICS (ACCENT). The value of LEVEL is

Data coming to latch IC31 is a combination of LEVEL always constant regardless of voice selected, while

ENVELOPE GENERATOR

Although LEVEL/DYNAMICS is connected to all 8

DYNAMICS varies with MIDI Velocity or ACCENT

ENV GENERATORs it is allowed to enter only the is being forward biased by a TRIG from latch IC27 or IC28 at XSTA rate. Q26 output is then connected by IC40 to (+) REF pin of IC37 every 40µs with its level decaying according to C53xR59 time constant as the

transistor whose base-emitter junction, for example Q26,

10

-----1

Service Service 110

ŝ

1

1 -

[]

1

3

3.

....

100 To London

.... 11000

31 C-2 ter 8-11

22.00 Ded to bate

30.00

1

A C. 64 BAY

Tales San 10.00

1

150

13,4

1,000 7400411

1.00 (Out.)

1, 70

............

LEVEL と DYNAMICS (ACCENT)の混合された電圧が C53に充電されます。なお、LEVELの値はどの香源の場 含でも高に一定です。また、LEVEL/DYNAMICS CVは 8 本全てのトランジスタに印加されますが、TR1G パルス が現在加わっているトランジスタにのみに放入します。 Q 26の出力は1C39dを通り、1C40により時分割で D/A コンパータの REF 端子へ送られて行きますが、籔 時定数はBDのサウンド・データ全部が ROM から読み出 XSTA (SXT0-74x-7n) t 1C30 07 FV スカウンタに加えられると同時に、ラッチ 1 C 2 7 , 2 8 巾は C 5 3 × R 9 6 の時定数 K 応して破費して行きます。 のC K ic も加えられ、B D ー 1 が選択されている時には、 ENV GENのQ26がTRIGパルオによって等適し、 される時間より長くいる様に数定されています。

卍 IC30 のTドレス・カウンタのチャンネル番号と 1C40/41のチャンネル番号が異なっています。 C れはROMのサウンドデータが、アクセスされた時より CLK4の1サイクル分遣れて IC36 にラッチされ D/A変換される為です。したがってTR1G および LEVEL/DYNAMICS テータもその分遅れて出 力されます。

Ř Table 1

one CLK4 cycle to keep pace with D/A conversion at

HI HAT

Output from Q35 has no distinction between closed hi hat and open hi hat and is given a particular waveshape (decay) at VCA Q22 and IC42 as OPEN/CLOSED select signal is applied on the base of Q21.

SINGLE SOUND PROCESSING

Each of CYMBAL voices (RIDE and CRASH) has dedicated sound ROM, address counter, D/A converter and envelope generator. The difference from Multiplex processing in circuit configuration is that envelope control is accomplished after the wave data becomes analog form. LEVEL/DYNAMICS (ACCENT CV) rounted to Q18 emitter (CRASH) is charged into envelope capacitor C50 on a TRIG, giving a contour to CRASH sound passing through Q14.

TR-707 Sound ROM

IC NO.	ROM	CE	cs	VOICE	MEMORY
IC19	HN61256PC73	н	L	CRASH CYMBAL	32k byte
	(15179663)	1	ĺ	1	
IC22	HN61256PC74	н	L	RIDE CYMBAL	32k byte
i	(15179664)	1	1	i	1

Hi Hat IC対しては、もう一度エンベロープ回路(VCA-IC42a,Q32)が追加されており、クローズかオープンかによりディケイタイムを切替えています。

シングル音源

RIDE CYMBAL および CRASH CYMBAL は、それぞれ専用のアドレス・カウンタ , ROMおよび D/A コンバータを持っていますが動作原理はマルチ音源の場合と変りません。ただし、エンベロープがD/A変換後VCAに加えられる点が違います。

TR-727 Sound ROM

IC NO.	ROM	CE	CS	VOICE	MEMORY
IC19	HN61256PC81	н	L	QUIJADA	32k byte
	(15179696)			ĺ	1
1C22	HN61256PC82	н	L	STAR CHIME	32k byce
	(15179697)	!	1	ĺ	

Table 2 表2

TESTING AND ADJUSTING

The built-in test program executes the following test and adjusting routines while in Test Mode.

RUNNING TEST PROGRAM

While holding down CLEAR and INSTRUMENT, switch the power ON. The unit is now in the test mode and the test program initiates test routines with TEST 1.

TEST 1. LED SEQUENTIAL LIGHTING

Upon entering test mode the program lights up LEDs, starting with MAIN KEY 1 through SCALE INDICATOR, PATTERN GROUP and CARTRIDGE (red and green alternately) and repeats.

Leave the LEDs lighting and go to TEST 2.

TEST 2. ALL LEDs AND LCD DOTS LIGHTING

Press ENTER and verify lighting of all LEDs and LCD dots.

Leave them lit and go to TEST 3.

TEST 3. SWITCHES AND ACCENT AMOUNT READING

Press ENTER. All LCD display will be cleared OFF. Referring to the illustration below, push numbered buttons 1—32 one by one and check for the lighting of corresponding dot on either Bass Drum (BonGo) or Snare Drum (Hi Conga) row on the display window. Slide up or down ACCENT and verify that TEMPO MEASURE window reads 1 and 16 at the extremities of travel.

テストおよび調整

TR-707,TR-727 には回路機能チェックおよび調整用のプログラムが内蔵されています。このプログラムを走らせるにはテストモードに入る必要があります。

テストモード

CLEAR と INSTRUMENT ボタンを同時に押しながら電源をオンするとテストモードとなり、テスト 1 が自動的に実行されます。

テスト1 LED順次点灯

テストモードに入ると、メインキーの1から順次 LEDが 点灯して行きます。 CARTRIDGEの LEDは赤と緑が 交互に点灯します。

LED の点灯はくり返されますが、そのままの状態でテスト2へ進んで下さい。

テスト2 LEDおよひLCD全点灯

ENTER を押します。全ての LED および LCD 上の全ドットが点灯する筈です。

そのままの状態でテスト3へ進んで下さい。

テスト3 スイッチおよひアクセントレベル読込み

ENTER を押すと LCD のドットが消えます。 パネル上 のスイッチを押すと、右図に示す様に、対応した番号のド ットが LCDの上に表示されます。 If not verified, go to ACCENT AMOUNT ADJUST-MENT below without exiting the test mode.

When all tests are satisfactory, turned the power off and on again to return to the normal operation mode (if necessary).

ACCENT AMOUNT ADJUSTMENT

This test must be carried out in the test mode and follow the tests above.

- Set ACCENT at MIN and adjust TM2 of VOICING board for a transition point of "1" to/from "2" of TEMPO MEASURE display reading.
- Set ACCENT at MAX and adjust TM3 for a transition point of "15" to/from "16" of TEMPO MEASURE display reading.

The unit will remain in the test mode until the power is turned OFF.

TEMPO CLOCK RATE ADJUSTMENT

This adjustment must be done in the normal operation mode.

 Set TEMPO at FAST and adjust TM1 of VOICING board for 250 reading on TEMPO MEASURE window. 次に、アクセント(AC)つまみを上下させると LCDの TEMPO/MEASURE 部に数字が表示されます。MIN の位置で"1"、MAXで"16" とならない場合は、次の アクセントレベル調整へ進んで下さい。

調整が不要で、通常のモードに戻るには一旦電源をオフに して下さい。

アクセントレベル調整


本調整はテストモードで行ないます。上記のテストの後で 行なって下さい。

- アクセント(AC)をMINにセットし、TM2(ボイシング基板)でTEMPO/MEASURE の表示が "1"か"2"になる臨界点に調整します。
- A C を M A X にセットし、 T M 3 で表示が "15 "か "16" になる 臨界点に 調整します。

テンポ調整

本調整は通常のモードで行ないます。テストモードになっている場合は、一度電源をオフにして下さい。

TEMPOをFASTにセットし、TMI(ポイシング基板) でTEMPO/MEASUREの表示が 250になる様調整 します。



8

 $\frac{\pi}{c}$:

3

3

-7

97 5.


8

5 00

G,

8

:-



13 14 15 16 DIAGRAM 35 GENERAL CIRCUIT ¥:-

4,00

VOLUME BOARD

TR-707 7313605000 (pcb 2291098002)

TR-727 7313805000 (pcb 2292019000)


View from foil side

BELOW PCB LAYOUT For TR-707

TR-727's: identical to TR-707's except for those represented in red in the circuit diagram left.

下の基板図はTR-707用です。

TR-727の場合は回路図の赤線要示に従って相違点を確認して下さい。



SWITCH BOARD

7313606000 (pcb 2291097903)


View from foil side

, ,

٠,٠


١,

3



UT For TR-707 R-707's except for those represented in red diagram left


建表示に従って相違点を確認して下さい。





LCD BOARD


7313607000

(pcb 2291098203)









View from foil side


VOICING BOARD

TR-707 7313604000 (pcb 2291098102) **TR-727** 7313804000 (pcb 2292018900)

BELOW PCB LAYOUT For TR-707 TR-727's: identical to TR-707's except for those represented in red in the circuit diagram left.

下の基板図はTR-707用です。

TR-777の場合は回路呂の赤謀表示に従って相違点を確認して下さい。



T. Commer Parties and the 194 4,4... ς' -7.74

13 53

35 25

μPC624C	
Pin Configuration	Block Diagram
	V. Vic MSB 2nd 3rd 4th 5th 6th 7th LSB
THRESHOLD 1 16 D COMP	13 1 5 6 7 8 9 10 11 12
(G. 02 15 VREF (-)	
V. [3 14] VREF (+)	VREF BIAS LITTER FOR THE PARTY OF THE PARTY
□ • D • ···	
NSB C 12 LSB	VAREF 15
2,4 6 11 714	
3rd C7 10 D 6th	
4th [18 9] Sih	- AE00

	1/0			-	-	_			-		1		-		-		-	Н	0 0	0	•	0 0	0	0	0 0	0	0 0	0	0	0	0	-	0 0	, -	0	0 0	0	=		-			0	0.0	0	00	•
inters		counter 0	counter 4	counter 6	counter 0	counter 1	counter 2	counter 3	counter 5	counter 6		counter 0	counter 1	counter 3	counter 4	counter 5	counter 7	address (ADRO-ADRC) out enable, active low; high-Hi z										100kHz		25kHz	14. 389		1 6164	п 1.6ннг	<u>!</u>	HOX.	\neg		pulled down	usop carried				low-counter tunning			
Multiple Address Counters	DESCRIPTION	/ cost in	~	220 222	**************************************		counter start, active low							-				RO-ADRC) out enabl				o.		-					,	for •	114		and the dealer was and	system clock in 1.6HHz	ock 100kRr	ē	_]	reset pulse, active low	counter 12/13 bit select			25.	i				
	210	23	22 ((-54)	50 , 4000 4001	_	39	_	7,7	45	9,	7 7	~	59 Counter	<u>^</u>	19		긔	43 address(AD				12 KOR ADDRESS		•••		- 91		3 NUX, DHUX	5 / chennel	7 / select	1 DMUK Inhibit	-	35 clock	4-	52 > system clock	2 2	\Rightarrow	_		_	10 / CMD	42	1	31 counter gete output	2 6	29	22
1012110101010	DESIGNATION	7		401			7 ~	•	~			XCK 0	. ~	_	·•	^*	_	XOUT	VPK	~	<u> </u>	-	•	~ •	00	<	6 0 C	, 	40 1	0 6	INHO	0\$01	8008	CLK		7.		XRES	HSEL	1512	Vsa	488	CAT		• m	* ^	•
RDG3H114		Pin Configuration	(Top View)					52 ==== 32		ш									51	PIN NAME PIN NAME PIN DAME	23 CST 6 45	24 CATE? 46	CATES 47	0 26 VDD 48	B 27 GATES 49	-+	+-	ADR8 31 GATE 1 53	VSS 32 GATEO 54	ADR9 33 TRES SS	AOR5 34 OSC : 56	35 5000 57	ADR4 30 5001 58	A08A 38 X5T0	XST1 61	AOR1 40 XST2 62	ADRO 41 XSY3 63	42 VSS 64	23 (512 43 x001	10314 44							

5

TR-707/TR-727 MIDI IMPLEMENTATION

1. TRANSMITTED DATA

	.: .: 7 only)	.: .: 7 only)	7 [[۶.		
Description	1011 181 151 161 161 161 161 161 161 161 161 16	111111 1 15-31 14 34 15 15 15 15 15 15 15 15 15 15 15 15 15	See Coloring Paints of		Contract Con	The state of the s
Thad	9600 utroo	;				
Second	****	***************************************	::	::		0100 0001 0
Status	100		• · · · · · · · · · · · · · · · · · · ·	1100 1111	2000	0000
ŝ	9	Š	Ē	Ξ	====	Ē

Setting A. Asresi Setting B. When the "MIM On them tak's KIPP. Nuttons and pressed oblic the "Still" butter is being pressed Tempo Mode see Synchronized with

Key Name TR-707 TR-727

2. RECOGNIZED RECEIVE DATA

	4 727)	(TR-707)			:	::::	
Description	6:	5.	440 - Van (400 - Van)	The country and country they	•		
Thed	:		9000 0000 9000 0000				0.00
- :	į		88	÷			ë
ğ	1		0011	::	i		1000 0010 0000 1111
Second			::	;			
Status			**	9100 1111	8	80-8	900
Status	ē		55	Ξ	Ξ	1111	=

•	Ant of the her achbert (3) . 48) as be	Any of the ber numbers (3) - 98) are be account to back	
-	eres after the perer is turned OFF ficeing mote auchory of accident	intercept free panel becoming of the last cast and also as a last cast of the last cast of	
TR-727	KKKKKK	Instrument	
	3	N. Banga	
	. :	: 4::	
	3 5		
	:		
	3		
	;	10.1.1.1.1	
	5	11. 46.60	
	;	10. Mest	
	:	Cabasa	
	Z ;	4,,,,,,	
	<i>=</i> 1	Sherr was the	
	2	2016 White	
	2	******	
	•	****	
TR-707	KKKKKK	instrument	3.3
		***************************************	,
	š	9::0 Ores	
	×	0.11 0/ 2	
	2	Pie Shoi	
	=	Serie Done	
	•	**** CI-**	
	Ç	Share Dive 2	
	0	• • •	
	: 2	C10104 N101	
	:	: :	
	9	Open #1-Ha1	
	-1.50	:: 1:E	
	:	C. e. b. C. E. c.	
	Į.	C'	
	*	700001100	
	3		

of Beceptured marter and want 51005 in the fract Play man be when the SME made in an William White the teach face beneficed made, all WIDS manages are independent.

3. HANDSHAKING COMMUNICATION

		ć
	<u>:</u>	
	٠	
УÞ	:	•
_	:	
Message Type		•
ė.	-	
~	-	
_		

Mercription			000.000.000	tad at Spatte berlubire	(age)	Description			0000000000	Lad of Spries factories	
BLÁQ	0000	1000 0010	0000		5 1 7 Request a filte	Byte	0000 1111	1000 0010	.000 .010 .	1110 1111 •	

Byte Description

Byte Description

Byte Description

Byte Description

Byte Description

Byte Description

650	Description		Release 1D m	390101100 0000	Fad at System Englaseve	*** (ER)	Description	# 00 1 CO	a qr 9*****	**************************************	had at Spitem tecturing	chico	Description	***************************************	***************************************	Beijag 10 0	Pertine code	Fad of Spring Englasive	
	Byte	0000	1010 0010	1010 1010 1	1110 1111	3 1 7 Communication arter	Byte	0000	1000 0010 4	1000 1110 7		3 1 E Rejection	Byte		0000 1111 4	0100 0001	1011 0040	1110 1111 9	

Sequence of Communication

			((00111111111111111111111111111111111111	(40000000) (400000000) (4000000000000000
Days	D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		1	Marian Sand a file	
. v	107	1 2 4 West 134 WA	6 047 (09 745 745 745 745 745 745 745 745 745 745	2 4 K 1 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C	P MAC Report to the state of th

Contract (Contract)
Contract (Contract)
Contract (Contract)
Contract (Contract)
Contract (Contract)
Contract (Contract) 3.2 6 When Dal or others in received with grabes ER Commentation error (treceived)
ER Commentation error (treceived)
The vary will expect to receive the previous DAI