This is a verification project. We are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by "Dinesh in Opencores.org".
-
Notifications
You must be signed in to change notification settings - Fork 11
yvnr4you/SDRAM-Verification
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by Dinesh in Opencores.org
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published