











MSP430FR5739, MSP430FR5738, MSP430FR5737, MSP430FR5736, MSP430FR5735 MSP430FR5734, MSP430FR5733, MSP430FR5732, MSP430FR5731, MSP430FR5730

SLAS639L-JULY 2011-REVISED DECEMBER 2017

MSP430FR573x Mixed-Signal Microcontrollers

Device Overview

1.1 **Features**

- Embedded Microcontroller
 - 16-Bit RISC Architecture up to 24-MHz Clock
 - Wide Supply Voltage Range (2 V to 3.6 V)
 - 40°C to 85°C Operation
- · Optimized Ultra-Low-Power Modes
 - Active Mode: 81.4 µA/MHz (Typical)
 - Standby (LPM3 With VLO): 6.3 μA (Typical)
 - Real-Time Clock (RTC) (LPM3.5 With Crystal): 1.5 µA (Typical)
 - Shutdown (LPM4.5): 0.32 µA (Typical)
- Ultra-Low-Power Ferroelectric RAM (FRAM)
 - Up to 16KB of Nonvolatile Memory
 - Ultra-Low-Power Writes
 - Fast Write at 125 ns per Word (16KB in 1 ms)
 - Built-In Error Correction Coding (ECC) and Memory Protection Unit (MPU)
 - Universal Memory = Program + Data + Storage
 - 10¹⁵ Write Cycle Endurance
 - Radiation Resistant and Nonmagnetic
- Intelligent Digital Peripherals
 - 32-Bit Hardware Multiplier (MPY)
 - Three-Channel Internal DMA
 - Real-Time Clock (RTC) With Calendar and Alarm Functions
 - Five 16-Bit Timers With up to Three Capture/Compare Registers
 - 16-Bit Cyclic Redundancy Checker (CRC)
- High-Performance Analog
 - 16-Channel Analog Comparator With Voltage Reference and Programmable Hysteresis
 - 12-Channel 10-Bit Analog-to-Digital Converter (ADC) With Internal Reference and Sample-and-Hold
 - 200 ksps at 100-µA Consumption

- Enhanced Serial Communication
 - eUSCI A0 and eUSCI A1 Support:
 - UART With Automatic Baud-Rate Detection
 - IrDA Encode and Decode
 - SPI
 - eUSCI B0 Supports:
 - I²C With Multiple-Slave Addressing
 - SPI
 - Hardware UART Bootloader (BSL)
- Power Management System
 - Fully Integrated LDO
 - Supply Voltage Supervisor for Core and Supply Voltages With Reset Capability
- Always-On Zero-Power Brownout Detection
- Serial Onboard Programming With No External Voltage Needed
- Flexible Clock System
 - Fixed-Frequency DCO With Six Selectable Factory-Trimmed Frequencies (Device Dependent)
 - Low-Power Low-Frequency Internal Clock Source (VLO)
 - 32-kHz Crystals (LFXT)
 - High-Frequency Crystals (HFXT)
- **Development Tools and Software**
 - Free Professional Development Environment (Code Composer Studio™ IDE)
 - Low-Cost Full-Featured Kit (MSP-EXP430FR5739)
 - Full Development Kit (MSP-FET430U40A)
 - Target Board (MSP-TS430RHA40A)
- Family Members
 - See Family Members for Available Device Variants and Packages
 - For Complete Module Descriptions, See the MSP430FR57xx Family User's Guide

1.2 **Applications**

- Home Automation
- Security

- Sensor Management
- **Data Acquisition**

CAUTION These products use FRAM nonvolatile memory technology. FRAM retention is sensitive to extreme temperatures, such as those experienced during reflow or hand soldering. See Absolute Maximum Ratings for more information.

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent **CAUTION** electrical overstress or disturb of data or code memory. See MSP430™ System-Level ESD Considerations for more information.



1.3 Description

The TI MSP430FR573x family of ultra-low-power microcontrollers consists of multiple devices that feature embedded FRAM nonvolatile memory, ultra-low-power 16-bit MSP430™ CPU, and different peripherals targeted for various applications. The architecture, FRAM, and peripherals, combined with seven low-power modes, are optimized to achieve extended battery life in portable and wireless sensing applications. FRAM is a new nonvolatile memory that combines the speed, flexibility, and endurance of SRAM with the stability and reliability of flash, all at lower total power consumption. Peripherals include a 10-bit ADC, a 16-channel comparator with voltage reference generation and hysteresis capabilities, three enhanced serial channels capable of I²C, SPI, or UART protocols, an internal DMA, a hardware multiplier, an RTC, five 16-bit timers, and digital I/Os.


Device Information (1)

| PART NUMBER | PACKAGE | BODY SIZE ⁽²⁾ |
|-----------------|------------|--------------------------|
| MSP430FR5739RHA | VQFN (40) | 6 mm × 6 mm |
| MSP430FR5739DA | TSSOP (38) | 12.5 mm × 6.2 mm |
| MSP430FR5738RGE | VQFN (24) | 4 mm × 4 mm |
| MSP430FR5738PW | TSSOP (28) | 9.7 mm × 4.4 mm |
| MSP430FR5738YQD | DSBGA (24) | 2 mm × 2 mm |

⁽¹⁾ For the most current part, package, and ordering information, see the Package Option Addendum in Section 8, or see the TI website at www.ti.com.

1.4 Functional Block Diagram

Figure 1-1 shows the functional block diagram for the MSP430FR5731, MSP430FR5735, and MSP430FR5739 devices in the RHA package. For the functional block diagrams for all device variants and package options, see Section 6.1.



Copyright © 2016, Texas Instruments Incorporated

Figure 1-1. Functional Block Diagram - RHA Package - MSP430FR5731, MSP430FR5735, MSP430FR5739

⁽²⁾ The dimensions shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 8.



Table of Contents

| 1 | Devi | ce Overview | 1 | | 5.17 | MODOSC | 26 |
|---|-------------|---|-------------|---|------|---|-----------|
| | 1.1 | Features | 1 | | 5.18 | PMM, Core Voltage | 27 |
| | 1.2 | Applications | 1 | | 5.19 | PMM, SVS, BOR | 27 |
| | 1.3 | Description | 2 | | 5.20 | Wake-up Times From Low-Power Modes | 27 |
| | 1.4 | Functional Block Diagram | 2 | | 5.21 | Timer_A | 28 |
| 2 | Revi | sion History | | | 5.22 | Timer_B | _ |
| 3 | | ce Comparison | _ | | 5.23 | eUSCI (UART Mode) Clock Frequency | _ |
| | 3.1 | Related Products | | | 5.24 | eUSCI (UART Mode) | |
| 4 | Term | ninal Configuration and Functions | 7 | | 5.25 | eUSCI (SPI Master Mode) Clock Frequency | |
| | 4.1 | Pin Diagram – RHA Package – | _ | | 5.26 | eUSCI (SPI Master Mode) | _ |
| | | MSP430FR5731, MSP430FR5733, | | | 5.27 | eUSCI (SPI Slave Mode) | _ |
| | 4.0 | MSP430FR5735, MSP430FR5737, MSP430FR5739 | <u>7</u> | | 5.28 | eUSCI (I ² C Mode) | |
| | 4.2 | Pin Diagram – DA Package – MSP430FR5731, MSP430FR5733, | | | 5.29 | 10-Bit ADC, Power Supply and Input Range | |
| | | MSP430FR5735, MSP430FR5737, MSP430FR5739 | 8 | | | Conditions | 34 |
| | 4.3 | Pin Diagram – RGE Package – | _ | | 5.30 | 10-Bit ADC, Timing Parameters | <u>34</u> |
| | | MSP430FR5730, MSP430FR5732, | | | 5.31 | 10-Bit ADC, Linearity Parameters | 34 |
| | | MSP430FR5734, MSP430FR5736, MSP430FR5738 | _ | | 5.32 | REF, External Reference | 35 |
| | 4.4 | Pin Diagram – YQD Package – MSP430FR5738 | 9 | | 5.33 | REF, Built-In Reference | 35 |
| | 4.5 | Pin Diagram – PW Package – MSP430FR5730, MSP430FR5732, | | | 5.34 | REF, Temperature Sensor and Built-In V _{MID} | 36 |
| | | MSP430FR5734, MSP430FR5736, MSP430FR5738 | 9 | | 5.35 | Comparator_D | 37 |
| | 4.6 | Signal Descriptions | _ | | 5.36 | FRAM | _ |
| 5 | Spec | cifications | 15 | | 5.37 | JTAG and Spy-Bi-Wire Interface | 38 |
| | 5 .1 | Absolute Maximum Ratings | | 6 | Deta | iled Description | |
| | 5.2 | ESD Ratings | 15 | | 6.1 | Functional Block Diagrams | 39 |
| | 5.3 | Recommended Operating Conditions | 15 | | 6.2 | CPU | 44 |
| | 5.4 | Active Mode Supply Current Into V _{CC} Excluding | | | 6.3 | Operating Modes | 44 |
| | | External Current | <u>16</u> | | 6.4 | Interrupt Vector Addresses | 45 |
| | 5.5 | Low-Power Mode Supply Currents (Into V _{CC}) | | | 6.5 | Memory Organization | 47 |
| | | Excluding External Current | | | 6.6 | Bootloader (BSL) | _ |
| | 5.6 | Thermal Resistance Characteristics | <u>18</u> | | 6.7 | JTAG Operation | |
| | 5.7 | Schmitt-Trigger Inputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to | | | 6.8 | FRAM | |
| | | P4.1, PJ.0 to PJ.5, RST/NMI) | 19 | | 6.9 | Memory Protection Unit (MPU) | |
| | 5.8 | Inputs – Ports P1 and P2 | | | 6.10 | Peripherals | |
| | | (P1.0 to P1.7, P2.0 to P2.7) | <u>19</u> | | 6.11 | Input/Output Diagrams | |
| | 5.9 | Leakage Current – General-Purpose I/O | | | 6.12 | Device Descriptors (TLV) | _ |
| | | (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5, RST/NMI) | 10 | 7 | | ce and Documentation Support | |
| | 5 10 | Outputs – General-Purpose I/O | 19 | • | 7.1 | Getting Started | |
| | 5.10 | (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to | | | 7.2 | Device Nomenclature | _ |
| | | | 20 | | 7.3 | Tools and Software | _ |
| | 5.11 | Output Frequency – General-Purpose I/O | | | 7.4 | Documentation Support | |
| | | (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to | 20 | | 7.5 | Related Links | |
| | T 40 | P4.1, PJ.0 to PJ.5) | <u>20</u> | | 7.6 | Community Resources | _ |
| | 5.12 | Typical Characteristics – Outputs | 21 | | | • | |
| | 5.13 | | <u>23</u> | | 7.7 | Trademarks | |
| | 5.14 | Crystal Oscillator, XT1, High-Frequency (HF) Mode | 24 | | 7.8 | Electrostatic Discharge Caution | |
| | 5.15 | Internal Very-Low-Power Low-Frequency Oscillator | | | 7.9 | Export Control Notice | |
| | | (VLO) | <u>25</u> | 0 | 7.10 | Glossary | 100 |
| | 5.16 | DCO Frequencies | 26 | 8 | | nanical, Packaging, and Orderable mation | 100 |
| | | | | | | | |





www.ti.com

| 2 | Revision | History |
|---|----------|---------|
|---|----------|---------|

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from October 1, 2016 to December 5, 2017

Page

Added the note that begins "In LPM3, the VLO frequency varies..." following Section 5.15, Internal Very-Low-

MSP430FR5734 MSP430FR5733 MSP430FR5732 MSP430FR5731 MSP430FR5730

www.ti.com

3 Device Comparison

Table 3-1 summarizes the available family members.

Table 3-1. Family Members (1)(2)

| | | | SYSTEM | | | | | eU: | SCI | | | |
|--------------|--------------|--------------|----------------|-------------------|--------|------------------------|------------------------|----------------------------------|-------------------------------------|-----|---------|----|
| DEVICE | FRAM (KB) | SRAM (KB) | CLOCK (MHz) | ADC10_B | Comp_D | Timer_A ⁽³⁾ | Timer_B ⁽⁴⁾ | Channel A: UART, IrDA, SPI | Channel B: SPI, I ² C | I/O | PACKAGE | |
| MCD420EDE720 | 40 | 4 | 0.4 | 40 aut 0 int all | 40 ah | 2.2 | 2.2.2 | 0 | 4 | 32 | RHA | |
| MSP430FR5739 | 16 | 1 | 24 | 12 ext, 2 int ch. | 16 ch. | 3, 3 | 3, 3, 3 | 2 | 1 | 30 | DA | |
| | | | | 6 ext, 2 int ch. | 10 ch. | | | | | 17 | RGE | |
| MSP430FR5738 | 16 | 1 | 24 | 8 ext, 2 int ch. | 12 ch. | 3, 3 | 3 | 1 | 1 | 21 | PW | |
| | | | | 6 ext, 2 int ch. | 10 ch. | | | | | 17 | YQD | |
| MCD400EDE707 | 40 | 4 | 0.4 | | 40 ah | 2.2 | 2.2.2 | 0 | 4 | 32 | RHA | |
| MSP430FR5737 | 16 | 1 | 24 | _ | _ | 16 ch. | 3, 3 | 3, 3, 3 | 2 | 1 | 30 | DA |
| MCD400EDE700 | 40 | 4 | 0.4 | | 10 ch. | 2.2 | 2 | 1 | 4 | 17 | RGE | |
| MSP430FR5736 | 16 | 1 | 24 | _ | 12 ch. | 3, 3 | 3 | 1 | 1 | 21 | PW | |
| MCD420EDE72E | 0 | 4 | 0.4 | 40 aut 0 int all | 40 ah | 2.2 | 2.2.2 | 0 | 4 | 32 | RHA | |
| MSP430FR5735 | 8 | 1 | 24 | 12 ext, 2 int ch. | 16 ch. | 3, 3 | 3, 3, 3 | 2 | 1 | 30 | DA | |
| MCD400ED5704 | 0 | 4 | 24 | 6 ext, 2 int ch. | 10 ch. | 2.2 | 2 | 4 | 4 | 17 | RGE | |
| MSP430FR5734 | 8 | 1 | 24 | 8 ext, 2 int ch. | 12 ch. | 3, 3 | 3 | 1 | 1 | 21 | PW | |
| MCD400EDE700 | 0 | 4 | 0.4 | | 40 | 2.2 | 2.2.2 | 0 | 4 | 32 | RHA | |
| MSP430FR5733 | 8 | 1 | 24 | _ | 16 ch. | 3, 3 | 3, 3, 3 | 2 | 1 | 30 | DA | |
| MOD400ED5700 | | , | 0.4 | | 10 ch. | 0.0 | 0 | 4 | 4 | 17 | RGE | |
| MSP430FR5732 | 8 | 1 | 24 | _ | 12 ch. | 3, 3 | 3 | 1 | 1 | 21 | PW | |
| MCD420EDE724 | 4 | 4 | 24 | 10 out 0 int -h | 16 ob | 2.2 | 2 2 2 | 2 | 4 | 32 | RHA | |
| MSP430FR5731 | 4 | 1 | 24 | 12 ext, 2 int ch. | 16 ch. | 3, 3 | 3, 3, 3 | 2 | 1 | 30 | DA | |
| MCD420EDE720 | 4 | 4 | 0.4 | 6 ext, 2 int ch. | 10 ch. | 2.2 | 2 | 4 | 4 | 17 | RGE | |
| MSP430FR5730 | 4 | 1 | 24 | 8 ext, 2 int ch. | 12 ch. | 3, 3 | 3 | 1 | 1 | 21 | PW | |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum in Section 8, or see the TI website at www.ti.com.

⁽²⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.

⁽³⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.

⁽⁴⁾ Each number in the sequence represents an instantiation of Timer_B with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.

www.ti.com

3.1 Related Products

For information about other devices in this family of products or related products, see the following links.


- **Products for MSP 16-Bit and 32-Bit MCUs** Low-power mixed-signal processors with smart analog and digital peripherals for a wide range of industrial and consumer applications.
- Products for Ultra-Low-Power MCUs MSP Ultra-Low-Power microcontrollers (MCUs) from Texas Instruments (TI) offer the lowest power consumption and the perfect mix of integrated peripherals for a wide range of low power and portable applications.
- **Products for MSP430FRxx FRAM MCUs** 16-bit microcontrollers for ultra-low-power sensing and system management in building automation, smart grid, and industrial designs.
- Companion Products for MSP430FR5739 Review products that are frequently purchased or used in conjunction with this product.
- Reference Designs for MSP430FR5739 TI Designs Reference Design Library is a robust reference design library that spans analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/tidesigns.



Terminal Configuration and Functions

Pin Diagram - RHA Package -MSP430FR5731, MSP430FR5733, MSP430FR5735, MSP430FR5737, MSP430FR5739

Figure 4-1 shows the pin diagram for the MSP430FR5731, MSP430FR5733, MSP430FR5735, MSP430FR5737, and MSP430FR5739 devices in the 40-pin RHA package.



Exposed thermal pad connection to V_{SS} recommended.

Figure 4-1. 40-Pin RHA Package (Top View)



4.2 Pin Diagram – DA Package – MSP430FR5731, MSP430FR5733, MSP430FR5735, MSP430FR5737, MSP430FR5739

Figure 4-2 shows the pin diagram for the MSP430FR5731, MSP430FR5733, MSP430FR5735, MSP430FR5737, and MSP430FR5739 devices in the 38-pin DA package.

| PJ.4/XIN □□ | 1 () | 38 Ⅲ AVSS |
|---|--------|--|
| PJ.5/XOUT □ | ~ | 37 P2.4/TA1.0/UCA1CLK/A7*/CD11 |
| AVSS □ | | 36 P2.3/TA0.0/UCA1STE/A6*/CD10 |
| | 1. | 1 2.0, 17 (0.0, 0.0) (1.0, 1.0) |
| AVCC = | | 35 P2.7 |
| P1.0/TA0.1/DMAE0/RTCCLK/A0*/CD0/VeREF-* | 5 | 34 DVCC |
| P1.1/TA0.2/TA1CLK/CDOUT/A1*/CD1/VeREF+* | 6 | 33 DVSS |
| P1.2/TA1.1/TA0CLK/CDOUT/A2*/CD2 | 7 | 32 VCORE |
| P3.0/A12*/CD12 == | 8 | 31 P1.7/TB1.2/UCB0SOMI/UCB0SCL/TA1.0 |
| P3.1/A13*/CD13 □ | 9 | 30 P1.6/TB1.1/UCB0SIMO/UCB0SDA/TA0.0 |
| P3.2/A14*/CD14 \Box | 10 | 29 P3.7/TB2.2 |
| P3.3/A15*/CD15 🗆 | 11 | 28 P3.6/TB2.1/TB1CLK |
| P1.3/TA1.2/UCB0STE/A3*/CD3 | 12 | 27 P3.5/TB1.2/CDOUT |
| P1.4/TB0.1/UCA0STE/A4*/CD4 | 13 | 26 P3.4/TB1.1/TB2CLK/SMCLK |
| P1.5/TB0.2/UCA0CLK/A5*/CD5 == | 14 | 25 P2.2/TB2.2/UCB0CLK/TB1.0 |
| PJ.0/TDO/TB0OUTH/SMCLK/CD6 == | 15 | 24 P2.1/TB2.1/UCA0RXD/UCA0SOMI/TB0.0 |
| PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 🗆 | 16 | 23 P2.0/TB2.0/UCA0TXD/UCA0SIMO/TB0CLK/ACLK |
| PJ.2/TMS/TB2OUTH/ACLK/CD8 □ | 17 | 22 RST/NMI/SBWTDIO |
| PJ.3/TCK/CD9 □ | 18 | 21 TEST/SBWTCK |
| P2.5/TB0.0/UCA1TXD/UCA1SIMO \Box | 19 | 20 P2.6/TB1.0/UCA1RXD/UCA1SOMI |
| * Not available on MSP430FR5737, MSP430 | FR5733 | |

Figure 4-2. 38-Pin DA Package (Top View)

4.3 Pin Diagram – RGE Package – MSP430FR5730, MSP430FR5732, MSP430FR5734, MSP430FR5736, MSP430FR5738

Figure 4-3 shows the pin diagram for the MSP430FR5730, MSP430FR5732, MSP430FR5734, MSP430FR5736, and MSP430FR5738 devices in the 24-pin RGE package.




Figure 4-3. 24-Pin RGE Package (Top View)



4.4 Pin Diagram – YQD Package – MSP430FR5738

Figure 4-4 shows the pin diagram for the MSP430FR5738 device in the 24-pin YQD package,




Figure 4-4. 24-Pin YQD Package

4.5 Pin Diagram – PW Package – MSP430FR5730, MSP430FR5732, MSP430FR5734, MSP430FR5736, MSP430FR5738

Figure 4-5 shows the pin diagram for the MSP430FR5730, MSP430FR5732, MSP430FR5734, MSP430FR5736, and MSP430FR5738 devices in the 28-pin PW package.




Figure 4-5. 28-Pin PW Package (Top View)



4.6 **Signal Descriptions**

Table 4-1 describes the signals for all device variants and packages.

Table 4-1. Signal Descriptions

| TERMINAL | | | | .,, | | | |
|------------------------------------|-----|-----|-----|-----|-----|----------------|---|
| NAME | | | NO. | | | I/O (1) | DESCRIPTION |
| NAME | RHA | RGE | DA | PW | YQD | | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| | | | | | | | TA0 CCR1 capture: CCl1A input, compare: Out1 |
| P1.0/TA0.1/DMAE0/ | | | | | | | External DMA trigger |
| RTCCLK/A0/CD0/VeREF- | 1 | 1 | 5 | 5 | C2 | I/O | RTC clock calibration output |
| | | | | | | | Analog input A0 – ADC (not available on devices without ADC) |
| | | | | | | | Comparator_D input CD0 |
| | | | | | | | External applied reference voltage (not available on devices without ADC) |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| | | | | | | | TA0 CCR2 capture: CCI2A input, compare: Out2 |
| P1.1/TA0.2/TA1CLK/ | | | | | | | TA1 input clock |
| CDOUT/A1/CD1/VeREF+ | 2 | 2 | 6 | 6 | D1 | I/O | Comparator_D output |
| | | | | | | | Analog input A1 – ADC (not available on devices without ADC) |
| | | | | | | | Comparator_D input CD1 |
| | | | | | | | Input for an external reference voltage to the ADC (not available on devices without ADC) |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| | | | | | | | TA1 CCR1 capture: CCl1A input, compare: Out1 |
| P1.2/TA1.1/TA0CLK/ CDOUT/A2/CD2 | 3 | 3 | 7 | 7 | C1 | I/O | TA0 input clock |
| CDOUT/AZ/CDZ | | | | | | | Comparator_D output |
| | | | | | | | Analog input A2 – ADC (not available on devices without ADC) |
| | | | | | | | Comparator_D input CD2 |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) |
| P3.0/A12/CD12 | 4 | N/A | 8 | N/A | N/A | I/O | Analog input A12 – ADC (not available on devices without ADC or package options PW, RGE, YQD) |
| | | | | | | | Comparator_D input CD12 (not available on package options PW, RGE, YQD) |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) |
| P3.1/A13/CD13 | 5 | N/A | 9 | N/A | N/A | I/O | Analog input A13 – ADC (not available on devices without ADC or package options PW, RGE, YQD) |
| | | | | | | | Comparator_D input CD13 (not available on package options PW, RGE, YQD) |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) |
| P3.2/A14/CD14 | 6 | N/A | 10 | N/A | N/A | I/O | Analog input A14 – ADC (not available on devices without ADC or package options PW, RGE, YQD) |
| | | | | | | | Comparator_D input CD14 (not available on package options PW, RGE, YQD) |



| TERMINAL | | 1/0 | | | | | |
|-----------------------------------|-----|-----|-----|-----|-----|----------------|---|
| NAME | | | NO. | | | I/O (1) | DESCRIPTION |
| NAME | RHA | RGE | DA | PW | YQD | | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) |
| P3.3/A15/CD15 | 7 | N/A | 11 | N/A | N/A | I/O | Analog input A15 – ADC (not available on devices without ADC or package options PW, RGE, YQD) |
| | | | | | | | Comparator_D input CD15 (not available on package options PW, RGE, YQD) |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| P1.3/TA1.2/UCB0STE/ | | | 40 | | D4 | 1/0 | TA1 CCR2 capture: CCI2A input, compare: Out2 |
| A3/CD3 | 8 | 4 | 12 | 8 | B1 | I/O | Slave transmit enable – eUSCI_B0 SPI mode |
| | | | | | | | Analog input A3 – ADC (not available on devices without ADC) |
| | | | | | | | Comparator_D input CD3 |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| P1.4/TB0.1/UCA0STE/ | 9 | _ | 40 | _ | DO | 1/0 | TB0 CCR1 capture: CCl1A input, compare: Out1 |
| A4/CD4 | 9 | 5 | 13 | 9 | B2 | I/O | Slave transmit enable – eUSCI_A0 SPI mode |
| | | | | | | | Analog input A4 – ADC (not available on devices without ADC) |
| | | | | | | | Comparator_D input CD4 |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| D4 F/TD0 0/HCA0CLK/ | | | | | | | TB0 CCR2 capture: CCI2A input, compare: Out2 |
| P1.5/TB0.2/UCA0CLK/ A5/CD5 | 10 | 6 | 14 | 10 | A1 | I/O | Clock signal input – eUSCI_A0 SPI slave mode, Clock signal output – eUSCI_A0 SPI master mode |
| | | | | | | | Analog input A5 – ADC (not available on devices without ADC) |
| | | | | | | | Comparator_D input CD5 |
| | | | | | | | General-purpose digital I/O |
| PJ.0/TDO/TB0OUTH/ | | | | | | | Test data output port |
| SMCLK/CD6 (2) | 11 | 7 | 15 | 11 | C3 | I/O | Switch all PWM outputs high impedance input – TB0 |
| | | | | | | | SMCLK output |
| | | | | | | | Comparator_D input CD6 |
| | | | | | | | General-purpose digital I/O |
| PJ.1/TDI/TCLK/TB1OUTH/ | | | | | | | Test data input or test clock input Switch all PWM outputs high impedance input – TB1 (not available |
| MCLK/CD7 (2) | 12 | 8 | 16 | 12 | A2 | I/O | on devices without TB1) |
| | | | | | | | MCLK output |
| | | | | | | | Comparator_D input CD7 |
| | | | | | | | General-purpose digital I/O |
| DIO/TMO/TDOO: TT: | | | | | | | Test mode select |
| PJ.2/TMS/TB2OUTH/ ACLK/CD8 (2) | 13 | 9 | 17 | 13 | В3 | I/O | Switch all PWM outputs high impedance input – TB2 (not available on devices without TB2) |
| | | | | | | | ACLK output |
| | | | | | | | Comparator_D input CD8 |
| (0) | | | | | | | General-purpose digital I/O |
| PJ.3/TCK/CD9 (2) | 14 | 10 | 18 | 14 | A3 | I/O | Test clock |
| | | | | | | | Comparator_D input CD9 |



| TERMINAL | | | | | | | |
|---|-----|------|------|------|------|------------|---|
| | | | NO. | | | I/O (1) | DESCRIPTION |
| NAME | RHA | RGE | DA | PW | YQD | | |
| DA OFFICE | 45 | N1/A | N1/A | N1/A | N1/A | 1/0 | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) |
| P4.0/TB2.0 | 15 | N/A | N/A | N/A | N/A | I/O | TB2 CCR0 capture: CCI0B input, compare: Out0 (not available on devices without TB2 or package options DA, PW, RGE, YQD) |
| P4.1 | 16 | N/A | N/A | N/A | N/A | I/O | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options DA, PW, RGE, YQD) |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| P2.5/TB0.0/UCA1TXD/ UCA1SIMO | 17 | N/A | 19 | 15 | N/A | I/O | TB0 CCR0 capture: CCI0A input, compare: Out0 |
| | | | | | | | Transmit data – eUSCI_A1 UART mode, Slave in, master out – eUSCI_A1 SPI mode (not available on devices without UCSI_A1) |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| P2.6/TB1.0/UCA1RXD/ UCA1SOMI | 18 | N/A | 20 | 16 | N/A | I/O | TB1 CCR0 capture: CCI0A input, compare: Out0 (not available on devices without TB1) |
| | | | | | | | Receive data – eUSCI_A1 UART mode, Slave out, master in – eUSCI_A1 SPI mode (not available on devices without UCSI_A1) |
| TEST/SBWTCK (2) (3) | 19 | 11 | 21 | 17 | A4 | ı | Test mode pin – enable JTAG pins |
| TEOTIODWION | | | | '' | 7.4 | • | Spy-Bi-Wire input clock |
| | | | | | | | Reset input active low |
| RST/NMI/SBWTDIO (2) (3) | 20 | 12 | 22 | 18 | B4 | I/O | Non-maskable interrupt input |
| | | | | | | | Spy-Bi-Wire data input/output |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| P2.0/TB2.0/UCA0TXD/ | | | | | | | TB2 CCR0 capture: CCI0A input, compare: Out0 (not available on devices without TB2) |
| UCA0SIMO/TB0CLK/ ACLK ⁽³⁾ | 21 | 13 | 23 | 19 | A5 | I/O | Transmit data – eUSCI_A0 UART mode |
| NOLIN | | | | | | | Slave in, master out – eUSCI_A0 SPI mode |
| | | | | | | | TB0 clock input |
| | | | | | | | ACLK output |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| P2.1/TB2.1/UCA0RXD/ | 22 | 14 | 24 | 20 | C4 | I/O | TB2 CCR1 capture: CCI1A input, compare: Out1 (not available on devices without TB2) |
| UCA0SOMI/TB0.0 ⁽³⁾ | | | | | | | Receive data – eUSCI_A0 UART mode |
| | | | | | | | Slave out, master in – eUSCI_A0 SPI mode |
| | | | | | | | TB0 CCR0 capture: CCI0A input, compare: Out0 |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 |
| P2.2/TB2.2/UCB0CLK/ | 23 | 15 | 25 | 21 | B5 | I/O | TB2 CCR2 capture: CCI2A input, compare: Out2 (not available on devices without TB2) |
| TB1.0 | 23 | 10 | 20 | ۷. | טט | 1/0 | Clock signal input – eUSCI_B0 SPI slave mode, Clock signal output – eUSCI_B0 SPI master mode |
| | | | | | | | TB1 CCR0 capture: CCI0A input, compare: Out0 (not available on devices without TB1) |



| TERMINAL | | | | | | | | |
|-----------------------------|-----|------|-----|------|------|------------|---|--|
| NAME | | | NO. | | | I/O (1) | DESCRIPTION | |
| NAIVIE | RHA | RGE | DA | PW | YQD | | | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) | |
| P3.4/TB1.1/TB2CLK/ SMCLK | 24 | N/A | 26 | N/A | N/A | I/O | TB1 CCR1 capture: CCI1B input, compare: Out1 (not available on devices without TB1) | |
| SIVICEN | | | | | | | TB2 clock input (not available on devices without TB2 or package options PW, RGE, YQD) | |
| | | | | | | | SMCLK output (not available on package options PW, RGE, YQD) | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) | |
| P3.5/TB1.2/CDOUT | 25 | N/A | 27 | N/A | N/A | I/O | TB1 CCR2 capture: CCI2B input, compare: Out2 (not available on devices without TB1) | |
| | | | | | | | Comparator_D output (not available on package options PW, RGE, YQD) | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) | |
| P3.6/TB2.1/TB1CLK | 26 | N/A | 28 | N/A | N/A | I/O | TB2 CCR1 capture: CCI1B input, compare: Out1 (not available on devices without TB2) | |
| | | | | | | | TB1 clock input (not available on devices without TB1 or package options PW, RGE, YQD) | |
| P3.7/TB2.2 | 27 | N/A | 29 | NI/A | N/A | I/O | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE, YQD) | |
| F3.//1B2.2 | 27 | IN/A | 29 | N/A | IN/A | 1/0 | TB2 CCR2 capture: CCI2B input, compare: Out2 (not available on devices without TB2 or package options PW, RGE, YQD) | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 | |
| P1.6/TB1.1/UCB0SIMO/ | 28 | 16 | 30 | 22 | D5 | I/O | TB1 CCR1 capture: CCI1A input, compare: Out1 (not available on devices without TB1) | |
| UCB0SDA/TA0.0 | | | | | | ., 0 | Slave in, master out – eUSCI_B0 SPI mode | |
| | | | | | | | I ² C data – eUSCI_B0 I ² C mode | |
| | | | | | | | TA0 CCR0 capture: CCI0A input, compare: Out0 | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 | |
| P1.7/TB1.2/UCB0SOMI/ | 29 | 17 | 31 | 23 | C5 | I/O | TB1 CCR2 capture: CCI2A input, compare: Out2 (not available on devices without TB1) | |
| UCB0SCL/TA1.0 | | | | | | | Slave out, master in – eUSCI_B0 SPI mode | |
| | | | | | | | I ² C clock – eUSCI_B0 I ² C mode | |
| | | | | | | | TA1 CCR0 capture: CCI0A input, compare: Out0 | |
| VCORE (4) | 30 | 18 | 32 | 24 | E5 | | Regulated core power supply (internal use only, no external current loading) | |
| DVSS | 31 | 19 | 33 | 25 | D4 | | Digital ground supply | |
| DVCC | 32 | 20 | 34 | 26 | E4 | | Digital power supply | |
| P2.7 | 33 | N/A | 35 | N/A | N/A | I/O | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options PW, RGE) | |

⁽⁴⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



| TERMINAL | | | | | | | | |
|--------------------------------|-----|-----|-----|-----|-----|------------|--|--|
| NAME | | | NO. | | | I/O (1) | DESCRIPTION | |
| NAME | RHA | RGE | DA | PW | YQD | | | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options RGE, YQD) | |
| | | | | | | | TA0 CCR0 capture: CCI0B input, compare: Out0 (not available on package options RGE, YQD) | |
| P2.3/TA0.0/UCA1STE/ A6/CD10 | 34 | N/A | 36 | 27 | N/A | I/O | Slave transmit enable – eUSCI_A1 SPI mode (not available on devices without eUSCI_A1) | |
| | | | | | | | Analog input A6 – ADC (not available on devices without ADC) | |
| | | | | | | | Comparator_D input CD10 (not available on package options RGE, YQD) | |
| | | | | | | | General-purpose digital I/O with port interrupt and wake up from LPMx.5 (not available on package options RGE, YQD) | |
| | | | | | | | TA1 CCR0 capture: CCI0B input, compare: Out0 (not available on package options RGE, YQD) | |
| P2.4/TA1.0/UCA1CLK/ A7/CD11 | 35 | N/A | 37 | 28 | N/A | I/O | Clock signal input – eUSCI_A1 SPI slave mode, Clock signal output – eUSCI_A1 SPI master mode (not available on devices without eUSCI_A1) | |
| | | | | | | | Analog input A7 – ADC (not available on devices without ADC) | |
| | | | | | | | Comparator_D input CD11 (not available on package options RGE, YQD) | |
| AVSS | 36 | N/A | 38 | N/A | N/A | | Analog ground supply | |
| D L 4/VINI | 07 | 04 | 4 | 4 | F2 | 1/0 | General-purpose digital I/O | |
| PJ.4/XIN | 37 | 21 | 1 | 1 | E3 | I/O | Input terminal for crystal oscillator XT1 | |
| PJ.5/XOUT | 38 | 22 | 2 | 2 | E2 | I/O | General-purpose digital I/O | |
| PJ.5/AUU1 | 38 | 22 | 2 | 2 | E2 | 1/0 | Output terminal of crystal oscillator XT1 | |
| AVSS | 39 | 23 | 3 | 3 | D3 | | Analog ground supply | |
| AVCC | 40 | 24 | 4 | 4 | D2 | | Analog power supply | |
| QFN Pad | Pad | Pad | N/A | N/A | N/A | | QFN package pad. Connection to VSS recommended. | |



Specifications

Absolute Maximum Ratings⁽¹⁾ 5.1

over operating free-air temperature range (unless otherwise noted)

| | MIN | MAX | UNIT |
|---|-------------|----------------|------|
| Voltage applied at V _{CC} to V _{SS} | -0.3 | 4.1 | V |
| Voltage applied to any pin (excluding VCORE) (2) | -0.3 | $V_{CC} + 0.3$ | V |
| Diode current at any device pin | | ±2 | mA |
| Maximum junction temperature, T _J | | 95 | °C |
| Storage temperatureT _{stg} (3) (4) (5) | – 55 | 125 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltages referenced to V_{SS}. V_{CORE} is for internal device use only. No external DC loading or voltage should be applied.
- Data retention on FRAM cannot be ensured when exceeding the specified maximum storage temperature, T_{stg}. For soldering during board manufacturing, it is required to follow the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.
- Programming of devices with user application code should only be performed after reflow or hand soldering. Factory programmed information, such as calibration values, are designed to withstand the temperatures reached in the current JEDEC J-STD-020 specification.

5.2 **ESD Ratings**

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V | Clastrostatia disabaras | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±1000 | V |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±250 | V |

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

Recommended Operating Conditions 5.3

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|--|---|--|-----|-----|------|------|
| V _{CC} | Supply voltage during program execution and FRAM prog | ramming (AVCC = DVCC) (1) | 2.0 | | 3.6 | V |
| V _{SS} | Supply voltage (AVSS = DVSS) | | | 0 | | V |
| T _A | erating free-air temperature | | -40 | | 85 | °C |
| T_{J} | Operating junction temperature | | -40 | | 85 | °C |
| C _{VCORE} | Required capacitor at VCORE (2) | ired capacitor at VCORE ⁽²⁾ | | 470 | | nF |
| C _{VCC} / C _{VCORE} | Capacitor ratio of VCC to VCORE | | 10 | | | |
| | | No FRAM wait states ⁽⁴⁾ , $2 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}$ | 0 | | 8.0 | |
| f _{SYSTEM} | Processor frequency (maximum MCLK frequency) (3) | With FRAM wait states $^{(4)}$, NACCESS = {2}, NPRECHG = {1}, 2 V \leq V _{CC} \leq 3.6 V | 0 | | 24.0 | MHz |

⁽¹⁾ TI recommends powering AVCC and DVCC from the same source. A maximum difference of 0.3 V between AVCC and DVCC can be tolerated during power up and operation.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

A capacitor tolerance of ±20% or better is required.

Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.

When using manual wait state control, see the MSP430FR57xx Family User's Guide for recommended settings for common system frequencies.



5.4 Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted) (1) (2) (3)

| | | | | | | | Freque | ency (f _M | _{CLK} = f _{SM} | ICLK) ⁽⁴⁾ | | | | | |
|---|---------------------------------|-----------------|------|------|------|------|--------|----------------------|----------------------------------|----------------------|------|------|------|------|------|
| PARAMETER | EXECUTION MEMORY | V _{cc} | 1 M | Hz | 4 M | lHz | 8 M | Hz | 16 N | ИHz | 20 N | ИHz | 24 N | lHz | UNIT |
| | | | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | |
| I _{AM, FRAM_UNI} (5) | FRAM | 3 V | 0.27 | | 0.58 | | 1.0 | | 1.53 | | 1.9 | | 2.2 | | mA |
| I _{AM,0%} (6) | FRAM 0% cache hit ratio | 3 V | 0.42 | 0.73 | 1.2 | 1.6 | 2.2 | 2.8 | 2.3 | 2.9 | 2.8 | 3.6 | 3.45 | 4.3 | mA |
| I _{AM,50%} (6) (7) | FRAM 50% cache hit ratio | 3 V | 0.31 | | 0.73 | | 1.3 | | 1.75 | | 2.1 | | 2.5 | | mA |
| I _{AM,66%} (6) (7) | FRAM 66% cache hit ratio | 3 V | 0.27 | | 0.58 | | 1.0 | | 1.55 | | 1.9 | | 2.2 | | mA |
| I _{AM,75%} (6) (7) | FRAM 75% cache hit ratio | 3 V | 0.25 | | 0.5 | | 0.82 | | 1.3 | | 1.6 | | 1.8 | | mA |
| I _{AM,100%} (6) (7) | FRAM 100% cache hit ratio | 3 V | 0.2 | 0.43 | 0.3 | 0.55 | 0.42 | 0.8 | 0.73 | 1.15 | 0.88 | 1.3 | 1.0 | 1.5 | mA |
| I _{AM, RAM} ⁽⁷⁾ (8) | RAM | 3 V | 0.2 | 0.4 | 0.35 | 0.55 | 0.55 | 0.75 | 1.0 | 1.25 | 1.20 | 1.45 | 1.45 | 1.75 | mA |

- All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external (2)load capacitance are chosen to closely match the required 9 pF.
- Characterized with program executing typical data processing.
- At MCLK frequencies above 8 MHz, the FRAM requires wait states. When wait states are required, the effective MCLK frequency, f_{MCLK,eff}, decreases. The effective MCLK frequency is also dependent on the cache hit ratio. SMCLK is not affected by the number of wait states or the cache hit ratio. The following equation can be used to compute f_{MCLK,eff}: $f_{MCLK,eff,MHZ} = f_{MCLK,MHZ} \times 1 / [number of wait states \times ((1 - cache hit ratio percent/100)) + 1]$
- Program and data reside entirely in FRAM. No wait states enabled. DCORSEL = 0, DCOFSELx = 3 (f_{DCO} = 8 MHz). MCLK = SMCLK.
- Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 25% ratio implies one of every four accesses is from cache, the remaining are FRAM accesses.
 - For 1, 4, and 8 MHz, DCORSEL = 0, DCOFSELx = 3 (fDCO = 8 MHz). MCLK = SMCLK. No wait states enabled.
 - For 16 MHz, DCORSEL = 1, DCOFSELx = 0 (f_{DCO} = 16 MHz).MCLK = SMCLK. One wait state enabled.
 - For 20 MHz, DCORSEL = 1, DCOFSELx = 2 (f_{DCO} = 20 MHz).MCLK = SMCLK. Three wait states enabled. For 24 MHz, DCORSEL = 1, DCOFSELx = 3 (f_{DCO} = 24 MHz).MCLK = SMCLK. Three wait states enabled.
- See Figure 5-1 for typical curves. Each characteristic equation shown in the graph is computed using the least squares method for best linear fit using the typical data shown in Section 5.4.
 - f_{ACLK} = 32786 Hz, f_{MCLK} = f_{SMCLK} at specified frequency. No peripherals active.
 - XTS = CPUOFF = SCG0 = SCG1 = OSCOFF= SMCLKOFF = 0.
- All execution is from RAM.
 - For 1, 4, and 8 MHz, DCORSEL = 0, DCOFSELx = 3 (f_{DCO} = 8 MHz). MCLK = SMCLK.
 - For 16 MHz, DCORSEL = 1, DCOFSELx = 0 (f_{DCO} = 16 MHz). MCLK = SMCLK. For 20 MHz, DCORSEL = 1, DCOFSELx = 2 (f_{DCO} = 20 MHz). MCLK = SMCLK.

 - For 24 MHz, DCORSEL = 1, DCOFSELx = 3 (f_{DCO} = 24 MHz). MCLK = SMCLK.




Figure 5-1. Typical Active Mode Supply Currents, No Wait States



5.5 Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

| | DADAMETED | V | -40 | °C | 25° | C. | 60° | С | 85° | С | LINUT |
|-------------------------|--|-----------------|-----|-----|------|------|------|-----|------|------|-------|
| | PARAMETER | V _{CC} | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | UNIT |
| I _{LPM0,1MHz} | Low-power mode 0 (3) (4) | 2 V, 3 V | 166 | | 175 | | 190 | | 225 | | μΑ |
| LPM0,8MHz | Low-power mode 0 (5) (4) | 2 V, 3 V | 170 | | 177 | 244 | 195 | | 225 | 360 | μΑ |
| LPM0,24MHz | Low-power mode 0 (6) (4) | 2 V, 3 V | 274 | | 285 | 340 | 315 | | 340 | 455 | μΑ |
| I _{LPM2} | Low-power mode 2 ⁽⁷⁾ ⁽⁸⁾ | 2 V, 3 V | 56 | | 61 | 80 | 75 | | 110 | 210 | μΑ |
| I _{LPM3,XT1LF} | Low-power mode 3, crystal mode ⁽⁹⁾ (8) | 2 V, 3 V | 3.4 | | 6.4 | 15 | 18 | | 48 | 150 | μΑ |
| I _{LPM3,VLO} | Low-power mode 3, VLO mode ⁽¹⁰⁾ ⁽⁸⁾ | 2 V, 3 V | 3.3 | | 6.3 | 15 | 18 | | 48 | 150 | μΑ |
| I _{LPM4} | Low-power mode 4 (11) (8) | 2 V, 3 V | 2.9 | | 5.9 | 15 | 18 | | 48 | 150 | μΑ |
| I _{LPM3.5} | Low-power mode 3.5 ⁽¹²⁾ | 2 V, 3 V | 1.3 | | 1.5 | 2.2 | 1.9 | | 2.8 | 5.0 | μΑ |
| I _{LPM4.5} | Low-power mode 4.5 ⁽¹³⁾ | 2 V, 3 V | 0.3 | | 0.32 | 0.66 | 0.38 | | 0.57 | 2.55 | μΑ |

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance are chosen to closely match the required 9 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = 1 MHz. DCORSEL = 0, DCOFSELx = $3 (f_{DCO} = 8 MHz)$
- Current for brownout, high-side supervisor (SVS_H), and low-side supervisor (SVS_L) included.
- (5) Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). $\mathsf{CPUOFF} = 1, \, \mathsf{SCG0} = 0, \, \mathsf{SCG1} = 0, \, \mathsf{OSCOFF} = 0 \, \, (\mathsf{LPM0}), \, \mathsf{f}_{\mathsf{ACLK}} = 32768 \, \, \mathsf{Hz}, \, \mathsf{f}_{\mathsf{MCLK}} = 0 \, \, \mathsf{MHz}, \, \mathsf{f}_{\mathsf{SMCLK}} = 8 \, \, \mathsf{MHz}. \, \, \mathsf{DCORSEL} = 0, \, \mathsf{MCLK} = 0 \, \, \mathsf{M$ DCOFSELx = $3 (f_{DCO} = 8 MHz)$
- (6) Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = 24 MHz. DCORSEL = 1, DCOFSELx = $3 (f_{DCO} = 24 \text{ MHz})$
- (7) Current for watchdog timer (clocked by ACLK) and RTC (clocked by XT1 LF mode) included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). $\mathsf{CPUOFF} = \mathsf{1}, \, \mathsf{SCG0} = \mathsf{0}, \, \mathsf{SCG1} = \mathsf{1}, \, \mathsf{OSCOFF} = \mathsf{0} \, (\mathsf{LPM2}), \, \mathsf{f}_{\mathsf{ACLK}} = \mathsf{32768} \, \mathsf{Hz}, \, \mathsf{f}_{\mathsf{MCLK}} = \mathsf{0} \, \mathsf{MHz}, \, \mathsf{f}_{\mathsf{SMCLK}} = \mathsf{f}_{\mathsf{DCO}} = \mathsf{0} \, \mathsf{MHz}, \, \mathsf{DCORSEL} = \mathsf{0}, \, \mathsf{MCCMC} = \mathsf{0}, \, \mathsf{$
- DCOFSELx = 3, DCO bias generator enabled. (8) Current for brownout and high-side supervisor (SVS_H) included. Low-side supervisor (SVS_I) disabled.
- (9) Current for watchdog timer (clocked by ACLK) and RTC (clocked by XT1 LF mode) included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
- $\mathsf{CPUOFF} = \mathsf{1}, \, \mathsf{SCG0} = \mathsf{1}, \, \mathsf{SCG1} = \mathsf{1}, \, \mathsf{OSCOFF} = \mathsf{0} \, \, \mathsf{(LPM3)}, \, \mathsf{f}_{\mathsf{ACLK}} = \mathsf{32768} \, \, \mathsf{Hz}, \, \mathsf{f}_{\mathsf{MCLK}} = \mathsf{f}_{\mathsf{DMCLK}} = \mathsf{f}_{\mathsf{DCO}} = \mathsf{0} \, \, \mathsf{MHz}$ (10) Current for watchdog timer (clocked by ACLK) included. ACLK = VLO.
- CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), $f_{ACLK} = f_{VLO}$, $f_{MCLK} = f_{SMCLK} = f_{DCO} = 0$ MHz (11) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4), $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz (12) Internal regulator disabled. No data retention. RTC active clocked by XT1 LF mode.
- - CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM3.5), f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz
- (13) Internal regulator disabled. No data retention.
- $CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 \\ (LPM4.5), \\ f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 \\ MHz = f_{MCLK} = f_{M$



5.6 Thermal Resistance Characteristics

| | PARAMETER | PACKAGE | VALUE ⁽¹⁾ | UNIT |
|------------------------------|---|---------------|----------------------|------|
| θ_{JA} | Junction-to-ambient thermal resistance, still air ⁽²⁾ | | 78.8 | °C/W |
| $\theta_{\text{JC(TOP)}}$ | Junction-to-case (top) thermal resistance (3) | | 19.4 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance (4) | TSSOP-24 (PW) | 36.7 | °C/W |
| Ψ_{JB} | Junction-to-board thermal characterization parameter | 1550P-24 (PW) | 36.2 | °C/W |
| Ψ_{JT} | Junction-to-top thermal characterization parameter | | 0.5 | °C/W |
| $\theta_{\text{JC(BOTTOM)}}$ | Junction-to-case (bottom) thermal resistance (5) | | N/A | °C/W |
| θ_{JA} | Junction-to-ambient thermal resistance, still air ⁽²⁾ | | 42.1 | °C/W |
| $\theta_{\text{JC(TOP)}}$ | Junction-to-case (top) thermal resistance (3) | | 38.8 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance ⁽⁴⁾ | OEN 24 (DCE) | 18.1 | °C/W |
| Ψ_{JB} | Junction-to-board thermal characterization parameter | QFN-24 (RGE) | 18.0 | °C/W |
| Ψ_{JT} | Junction-to-top thermal characterization parameter | | 0.6 | °C/W |
| $\theta_{\text{JC(BOTTOM)}}$ | Junction-to-case (bottom) thermal resistance (5) | | 2.8 | °C/W |
| θ_{JA} | Junction-to-ambient thermal resistance, still air (2) | | 74.5 | °C/W |
| $\theta_{\text{JC(TOP)}}$ | Junction-to-case (top) thermal resistance (3) | | 22.0 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance ⁽⁴⁾ | COIC 20 (DA) | 40.7 | °C/W |
| Ψ_{JB} | Junction-to-board thermal characterization parameter | SOIC-38 (DA) | 40.3 | °C/W |
| Ψ_{JT} | Junction-to-top thermal characterization parameter | | 0.9 | °C/W |
| $\theta_{\text{JC(BOTTOM)}}$ | Junction-to-case (bottom) thermal resistance (5) | | N/A | °C/W |
| θ_{JA} | Junction-to-ambient thermal resistance, still air (2) | | 37.8 | °C/W |
| $\theta_{\text{JC(TOP)}}$ | Junction-to-case (top) thermal resistance (3) | | 27.4 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance (4) | OFN 40 (DUA) | 12.6 | °C/W |
| Ψ_{JB} | Junction-to-board thermal characterization parameter Junction-to-top thermal characterization parameter Junction-to-case (bottom) thermal resistance (5) Junction-to-ambient thermal resistance, still air (2) Junction-to-case (top) thermal resistance (3) Junction-to-board thermal resistance (4) Junction-to-board thermal characterization parameter Junction-to-top thermal characterization parameter Junction-to-case (bottom) thermal resistance (5) Junction-to-ambient thermal resistance, still air (2) Junction-to-board thermal resistance (4) Junction-to-board thermal characterization parameter Junction-to-board thermal characterization parameter Junction-to-top thermal characterization parameter Junction-to-case (bottom) thermal resistance (5) Junction-to-case (bottom) thermal resistance (5) Junction-to-case (bottom) thermal resistance (5) Junction-to-case (top) thermal resistance (3) Junction-to-case (top) thermal resistance (4) Junction-to-board thermal resistance (4) Junction-to-board thermal characterization parameter Junction-to-board thermal characterization parameter | QFN-40 (RHA) | 12.6 | °C/W |
| Ψ_{JT} | Junction-to-top thermal characterization parameter | | 0.4 | °C/W |
| θ JC(BOTTOM) | Junction-to-case (bottom) thermal resistance (5) | | 3.6 | °C/W |

⁽¹⁾ N/A = Not applicable

⁽²⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

⁽³⁾ The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

⁽⁴⁾ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

⁽⁵⁾ The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



5.7 Schmitt-Trigger Inputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5, RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-----------------|------|-----|------|------|
| \/ | Desitive going input threshold voltage | | 2 V | 0.80 | | 1.40 | V |
| V _{IT+} | Positive-going input threshold voltage | | 3 V | 1.50 | | 2.10 | V |
| \/ | Negative going input threshold voltage | | 2 V | 0.45 | | 1.10 | V |
| V _{IT} | Negative-going input threshold voltage | | 3 V | 0.75 | | 1.65 | V |
| \/ | Input valtage hyptoresis (V V V | | 2 V | 0.25 | | 8.0 | V |
| V_{hys} | Input voltage hysteresis (V _{IT+} – V _{IT-}) | | 3 V | 0.30 | | 1.0 | V |
| R _{Pull} | Pullup or pulldown resistor | For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$ | | 20 | 35 | 50 | kΩ |
| C_{l} | Input capacitance | $V_{IN} = V_{SS}$ or V_{CC} | | | 5 | | pF |

5.8 Inputs – Ports P1 and P2 ⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN MA | UNIT |
|--------------------|-------------------------------|---|-----------------|--------|------|
| t _(int) | External interrupt timing (2) | External trigger pulse duration to set interrupt flag | 2 V, 3 V | 20 | ns |

⁽¹⁾ Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

5.9 Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5, RST/NMI)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | MAX | UNIT |
|------------------------|--------------------------------|-----------------|-----------------|-----|-----|------|
| I _{lkg(Px.x)} | High-impedance leakage current | (1) (2) | 2 V, 3 V | -50 | 50 | nA |

⁽¹⁾ The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

⁽²⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_(int) is met. It may be set by trigger signals shorter than t_(int).

⁽²⁾ The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.



5.10 Outputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | MAX | UNIT |
|---|-------------------------------------|--|------------------------|------------------------|------------------------|------|
| | | $I_{(OHmax)} = -1 \text{ mA}^{(1)}$ | 2 V | V _{CC} - 0.25 | V_{CC} | |
| V _{OH} High-level output voltage | Lligh lovel output voltage | $I_{\text{(OHmax)}} = -3 \text{ mA}^{(2)}$ | | $V_{CC} - 0.60$ | V_{CC} | V |
| | $I_{(OHmax)} = -2 \text{ mA}^{(1)}$ | 2.1/ | V _{CC} - 0.25 | V^{CC} | V | |
| | | $I_{(OHmax)} = -6 \text{ mA}^{(2)}$ | 3 V | V _{CC} - 0.60 | V_{CC} | |
| | | $I_{(OLmax)} = 1 \text{ mA}^{(1)}$ | 2 V | V _{SS} | $V_{SS} + 0.25$ | |
| ., | | I _(OLmax) = 3 mA ⁽²⁾ | 2 V | V _{SS} | V _{SS} + 0.60 | ., |
| V_{OL} | | I _(OLmax) = 2 mA ⁽¹⁾ | 2.1/ | V _{SS} | V _{SS} + 0.25 | V |
| | | I _(OLmax) = 6 mA ⁽²⁾ | 3 V | V _{SS} | V _{SS} + 0.60 | |

⁽¹⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

5.11 Output Frequency – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN MAX | UNIT |
|-----------------------|------------------------|--|-----------------|---------|--------|
| 4 | Port output frequency | Px.y (1) (2) | 2 V | 16 | MHz |
| IPx.y | (with load) | Fx.y V/V/ | 3 V | 24 | IVITIZ |
| 4 | Clock output from one | ACLK, SMCLK, or MCLK at configured output port, | 2 V | 16 | MHz |
| T _{Port_CLK} | Clock output frequency | $C_L = 20 \text{ pF}, \text{ no DC loading}^{(2)}$ | 3 V | 24 | IVITZ |

⁽¹⁾ A resistive divider with $2 \times 1.6 \text{ k}\Omega$ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. $C_L = 20 \text{ pF}$ is connected from the output to V_{SS} .

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



5.12 Typical Characteristics – Outputs




Figure 5-2. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 5-3. Typical Low-Level Output Current vs Low-Level Output Voltage






Figure 5-4. Typical High-Level Output Current vs High-Level Output Voltage




Figure 5-5. Typical High-Level Output Current vs High-Level Output Voltage



5.13 Crystal Oscillator, XT1, Low-Frequency (LF) Mode (1)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|------------------------|--|--|-----------------|-----|--------|-------|------|
| | | $\begin{split} f_{OSC} &= 32768 \text{ Hz, XTS} = 0, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVE} = \{1\}, \\ &C_{L,eff} = 9 \text{ pF, } T_A = 25^{\circ}\text{C}, \end{split}$ | 3 V | | 60 | | |
| $\Delta I_{VCC.LF}$ | Additional current consumption XT1 LF mode from lowest drive setting | $\begin{split} &f_{OSC} = 32768 \; \text{Hz, XTS} = 0, \\ &\text{XT1BYPASS} = 0, \; \text{XT1DRIVE} = \{2\}, \\ &T_{A} = 25^{\circ}\text{C, C}_{L,\text{eff}} = 9 \; \text{pF} \end{split}$ | 3 V | | 90 | | nA |
| | | $\begin{split} &f_{OSC} = 32768 \; \text{Hz, XTS} = 0, \\ &\text{XT1BYPASS} = 0, \; \text{XT1DRIVE} = \{3\}, \\ &T_{A} = 25^{\circ}\text{C, C}_{L,\text{eff}} = 12 \; \text{pF} \end{split}$ | 3 V | | 140 | | |
| f _{XT1,LF0} | XT1 oscillator crystal frequency, LF mode | XTS = 0, XT1BYPASS = 0 | | | 32768 | | Hz |
| f _{XT1,LF,SW} | XT1 oscillator logic-level square- wave input frequency, LF mode | XTS = 0, XT1BYPASS = 1 (2) (3) | | 10 | 32.768 | 50 | kHz |
| OALF | Oscillation allowance for | $\begin{split} &XTS = 0,\\ &XT1BYPASS = 0, XT1DRIVE = \{0\},\\ &f_{XT1,LF} = 32768\;Hz, C_{L,eff} = 6\;pF \end{split}$ | | | 210 | | kΩ |
| OALF | LF crystals ⁽⁴⁾ | XTS = 0, $XT1BYPASS = 0, XT1DRIVE = \{3\},$ $f_{XT1,LF} = 32768 \text{ Hz}, C_{L,eff} = 12 \text{ pF}$ | | | 300 | | K22 |
| | Duty cycle, LF mode | XTS = 0, Measured at ACLK, $f_{XT1,LF}$ = 32768 Hz | | 30% | | 70% | |
| f _{Fault,LF} | Oscillator fault frequency, LF mode (5) | XTS = 0 ⁽⁶⁾ | | 10 | | 10000 | Hz |
| • | Start-up time, LF mode ⁽⁷⁾ | $f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \\ \text{XT1BYPASS} = 0, \text{ XT1DRIVE} = \{0\}, \\ \text{T}_{A} = 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 6 \text{ pF}$ | 3 V | | 1000 | | ma |
| t _{START,L} F | Start-up time, LF mode V | $\begin{split} &f_{OSC} = 32768 \text{ Hz, XTS} = 0, \\ &XT1BYPASS = 0, XT1DRIVE = \{3\}, \\ &T_A = 25^{\circ}\text{C, C}_{\text{L,eff}} = 12 \text{ pF} \end{split}$ | 3 V | | 1000 | | ms |
| $C_{L,eff}$ | Integrated effective load capacitance, LF mode ⁽⁸⁾ (9) | XTS = 0 | | | 1 | | pF |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

 - For XT1DRIVE = $\{0\}$, $C_{L,eff} \le 6$ pF. For XT1DRIVE = $\{1\}$, 6 pF $\le C_{L,eff} \le 9$ pF.
 - For XT1DRIVE = $\{2\}$, 6 pF \leq C_{L,eff} \leq 10 pF.
- For XT1DRIVE = {3}, 6 pF ≤ C_{Leff} ≤ 12 pF.
 Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.
- Includes start-up counter of 4096 clock cycles.
- Requires external capacitors at both terminals.
- Values are specified by crystal manufacturers. Include parasitic bond and package capacitance (approximately 2 pF per pin). Recommended values supported are 6 pF, 9 pF, and 12 pF. Maximum shunt capacitance of 1.6 pF.



5.14 Crystal Oscillator, XT1, High-Frequency (HF) Mode (1)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|------------------------|---|--|-----------------|-----|-----|-----|------|
| | | $ \begin{aligned} &f_{OSC} = 4 \text{ MHz}, \\ &XTS = 1, XOSCOFF = 0, \\ &XT1BYPASS = 0, XT1DRIVE = \{0\}, \\ &T_A = 25^{\circ}C, C_{L,eff} = 16 \text{ pF} \end{aligned} $ | | | 175 | | |
| | XT1 oscillator crystal current HF | $\begin{split} f_{OSC} &= 8 \text{ MHz}, \\ \text{XTS} &= 1, \text{ XOSCOFF} = 0, \\ \text{XT1BYPASS} &= 0, \text{ XT1DRIVE} = \{1\}, \\ \text{T}_{A} &= 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 16 \text{ pF} \end{split}$ | 3 V | | 300 | | μA |
| I _{VCC,HF} | mode | $\begin{split} f_{OSC} &= 16 \text{ MHz}, \\ \text{XTS} &= 1, \text{ XOSCOFF} = 0, \\ \text{XT1BYPASS} &= 0, \text{ XT1DRIVE} = \{2\}, \\ T_A &= 25^{\circ}\text{C}, \text{ $C_{L,eff}$} = 16 \text{ pF} \end{split}$ | 3 V | | 350 | | μΛ |
| | | $ \begin{aligned} &f_{OSC} = 24 \text{ MHz}, \\ &\text{XTS} = 1, \text{ XOSCOFF} = 0, \\ &\text{XT1BYPASS} = 0, \text{ XT1DRIVE} = \{3\}, \\ &T_A = 25^{\circ}\text{C}, C_{\text{L,eff}} = 16 \text{ pF} \end{aligned} $ | | | 550 | | |
| f _{XT1,HF0} | XT1 oscillator crystal frequency, HF mode 0 | XTS = 1, $XT1BYPASS = 0$, $XT1DRIVE = {0}$ (2) | | 4 | | 6 | MHz |
| f _{XT1,HF1} | XT1 oscillator crystal frequency, HF mode 1 | XTS = 1, XT1BYPASS = 0, XT1DRIVE = {1} (2) | | 6 | | 10 | MHz |
| f _{XT1,HF2} | XT1 oscillator crystal frequency, HF mode 2 | XTS = 1, XT1BYPASS = 0, XT1DRIVE = {2} (2) | | 10 | | 16 | MHz |
| f _{XT1,HF3} | XT1 oscillator crystal frequency, HF mode 3 | XTS = 1, XT1BYPASS = 0, XT1DRIVE = {3} (2) | | 16 | | 24 | MHz |
| f _{XT1,HF,SW} | XT1 oscillator logic-level square- wave input frequency, HF mode | XTS = 1, XT1BYPASS = 1 (3) (2) | | 1 | | 24 | MHz |
| | | $ \begin{array}{l} {\sf XTS=1,} \\ {\sf XT1BYPASS=0, XT1DRIVE=\{0\},} \\ {\sf f_{XT1,HF}=4 \ MHz, C_{L,eff}=16 \ pF} \end{array} $ | | | 450 | | |
| OA _{HF} | Oscillation allowance for | $ \begin{split} XTS &= 1, \\ XT1BYPASS &= 0, XT1DRIVE = \{1\}, \\ f_{XT1,HF} &= 8 \text{ MHz, } C_{L,eff} = 16 \text{ pF} \end{split} $ | | | 320 | | Ω |
| OAH | HF crystals ⁽⁴⁾ | $ \begin{array}{l} XTS = 1, \\ XT1BYPASS = 0, \ XT1DRIVE = \{2\}, \\ f_{XT1,HF} = 16 \ MHz, \ C_{L,eff} = 16 \ pF \end{array} $ | | | 200 | | 12 |
| | | $ \begin{split} &\text{XTS} = 1, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVE} = \{3\}, \\ &f_{\text{XT1,HF}} = 24 \text{MHz}, C_{\text{L,eff}} = 16 \text{pF} \end{split} $ | | | 200 | | |
| | Start up time. HE mode. (5) | $ \begin{cases} f_{OSC} = 4 \text{ MHz, XTS} = 1, \\ \text{XT1BYPASS} = 0, \text{XT1DRIVE} = \{0\}, \\ T_{A} = 25^{\circ}\text{C, C}_{L,\text{eff}} = 16 \text{ pF} \end{cases} $ | 2.1/ | | 8 | | ma |
| t _{START,HF} | Start-up time, HF mode (5) | $f_{OSC} = 24 \text{ MHz}, \text{ XTS} = 1, \\ \text{XT1BYPASS} = 0, \text{XT1DRIVE} = \{3\}, \\ T_A = 25^{\circ}\text{C}, C_{L,eff} = 16 \text{ pF}$ | 3 V | | 2 | | ms |

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed.
 - Keep the traces between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) Maximum frequency of operation of the entire device cannot be exceeded.
- (3) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- 4) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (5) Includes start-up counter of 4096 clock cycles.



Crystal Oscillator, XT1, High-Frequency (HF) Mode (1) (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|-----------------|-----|-----|-----|------|
| $C_{L,eff}$ | Integrated effective load capacitance (6) (7) | XTS = 1 | | | 1 | | pF |
| | Duty cycle, HF mode | XTS = 1, Measured at ACLK, $f_{XT1,HF2}$ = 24 MHz | | 40% | 50% | 60% | |
| f _{Fault,HF} | Oscillator fault frequency, HF mode (8) | XTS = 1 ⁽⁹⁾ | | 145 | | 900 | kHz |

Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

5.15 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-------------------------------------|------------------------------------|----------------------|-----------------|-----|-----|-----|------|
| f_{VLO} | VLO frequency | Measured at ACLK | 2 V to 3.6 V | 5 | 8.3 | 13 | kHz |
| df_{VLO}/d_{T} | VLO frequency temperature drift | Measured at ACLK (1) | 2 V to 3.6 V | | 0.5 | | %/°C |
| df _{VLO} /dV _{CC} | VLO frequency supply voltage drift | Measured at ACLK (2) | 2 V to 3.6 V | | 4 | | %/V |
| $f_{VLO,DC}$ | Duty cycle | Measured at ACLK | 2 V to 3.6 V | 40% | 50% | 60% | |

⁽¹⁾ Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) - MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C - (-40^{\circ}C))$

NOTE

In LPM3, the VLO frequency varies by up to ±6% (typical), due to bias current sampling. This frequency variation is not a violation VLO specifications (see Section 5.15).

⁽⁷⁾ Requires external capacitors at both terminals. Values are specified by crystal manufacturers. Recommended values supported are

¹⁴ pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF.

Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specificiations might set the flag.

Measured with logic-level input frequency but also applies to operation with crystals.

Calculated using the box method: (MAX(2.0 V to 3.6 V) - MIN(2.0 V to 3.6 V)) / MIN(2.0 V to 3.6 V) / (3.6 V - 2 V)



5.16 DCO Frequencies

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} T _A | MIN TYP | MAX | UNIT |
|---------------------|---|---|-----------------------------------|---------|-------|--------|
| | | Measured at ACLK, | 2 V to 3.6 V -40°C to 85°C | 5.37 | ±3.5% | |
| 4 | DCO frequency low, trimmed | DCORSEL = 0 | 2 V to 3.6 V 0°C to 50°C | 5.37 | ±2.0% | MHz |
| †DCO,LO | DCO frequency low, trimined | Measured at ACLK, | 2 V to 3.6 V -40°C to 85°C | 16.2 | ±3.5% | IVITIZ |
| | | DCORSEL = 1 | 2 V to 3.6 V 0°C to 50°C | 16.2 | ±2.0% | |
| | | Measured at ACLK, | 2 V to 3.6 V -40°C to 85°C | 6.67 | ±3.5% | |
| 4 | f _{DCO,MID} DCO frequency mid, trimmed | DCORSEL = 0 | 2 V to 3.6 V 0°C to 50°C | 6.67 | ±2.0% | MHz |
| IDCO,MID | | Measured at ACLK, DCORSEL = 1 | 2 V to 3.6 V -40°C to 85°C | 20 | ±3.5% | IVITIZ |
| | | | 2 V to 3.6 V 0°C to 50°C | 20 | ±2.0% | |
| | | Measured at ACLK, | 2 V to 3.6 V -40°C to 85°C | 8 | ±3.5% | |
| 4 | DCO fraguency high trimmed | DCORSEL = 0 | 2 V to 3.6 V 0°C to 50°C | 8 | ±2.0% | MHz |
| f _{DCO,HI} | DCO frequency high, trimmed | Measured at ACLK, | 2 V to 3.6 V -40°C to 85°C | 23.8 | ±3.5% | IVITIZ |
| | | DCORSEL = 1 | 2 V to 3.6 V 0°C to 50°C | 23.8 | ±2.0% | |
| f _{DCO,DC} | Duty cycle | Measured at ACLK, divide by 1, No external divide, all DCO settings | 2 V to 3.6 V -40°C to 85°C | 40% 50% | 60% | |

5.17 MODOSC

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|------------------------|---------------------|-------------------------------|-----------------|-----|-----|-----|------|
| I _{MODOSC} | Current consumption | Enabled | 2 V to 3.6 V | | 44 | 80 | μΑ |
| f _{MODOSC} | MODOSC frequency | | 2 V to 3.6 V | 4.5 | 5.0 | 5.5 | MHz |
| f _{MODOSC,DC} | Duty cycle | Measured at ACLK, divide by 1 | 2 V to 3.6 V | 40% | 50% | 60% | |



5.18 PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|--------------------------------|--------------------------------|-----|-----|-----|----------|
| V _{CORE} (AM) | Core voltage, active mode | 2 V ≤ DV _{CC} ≤ 3.6 V | | 1.5 | | V |
| V _{CORE} (LPM) | Core voltage, low-current mode | 2 V ≤ DV _{CC} ≤ 3.6 V | | 1.5 | | ٧ |

5.19 PMM, SVS, BOR

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|---|--|------|------|------|------|
| I _{SVSH,AM} | SVS _H current consumption, active mode | V _{CC} = 3.6 V | | 5 | | μΑ |
| I _{SVSH,LPM} | SVS _H current consumption, low power modes | V _{CC} = 3.6 V | | 0.8 | 1.5 | μΑ |
| V _{SVSH} - | SVS _H on voltage level, falling supply voltage | | 1.83 | 1.88 | 1.93 | V |
| V _{SVSH+} | SVS _H off voltage level, rising supply voltage | | 1.88 | 1.93 | 1.98 | V |
| t _{PD,SVSH, AM} | SVS _H propagation delay, active mode | $dV_{CC}/dt = 10 \text{ mV/}\mu\text{s}$ | | 10 | | μs |
| t _{PD,SVSH, LPM} | SVS _H propagation delay, low power modes | $dV_{CC}/dt = 1 \text{ mV/}\mu\text{s}$ | | 30 | | μs |
| I _{SVSL} | SVS _L current consumption | | | 0.3 | 0.5 | μΑ |
| V _{SVSL} | SVS _L on voltage level | | | 1.42 | | V |
| V _{SVSL+} | SVS _L off voltage level | | | 1.47 | | V |

5.20 Wake-up Times From Low-Power Modes

| | PARAMETER | TEST CONDITIONS | V _{CC} T _A | MIN | TYP | MAX | UNIT |
|----------------------------|---|---------------------------------|-----------------------------------|-----|------|------|------|
| t _{WAKE-UP} LPM0 | Wake-up time from LPM0 to active mode ⁽¹⁾ | | 2 V, 3 V -40°C to 85°C | | 0.58 | 1 | μs |
| t _{WAKE-UP} LPM12 | Wake-up time from LPM1, LPM2 to active mode $^{(1)}$ | | 2 V, 3 V -40°C to 85°C | | 12 | 25 | μs |
| t _{WAKE-UP LPM34} | Wake-up time from LPM3 or LPM4 to active mode $^{(1)}$ | | 2 V, 3 V -40°C to 85°C | | 78 | 120 | μs |
| | Wake-up time from LPM3.5 or | | 2 V, 3 V 0°C to 85°C | | 310 | 575 | |
| twake-up lpmx.5 | LPM4.5 to active mode (1) | | 2 V, 3 V -40°C to 85°C | | 310 | 1100 | μs |
| t _{WAKE-UP} RESET | Wake-up time from $\overline{\text{RST}}$ to active mode $^{(2)}$ | V _{CC} stable | 2 V, 3 V -40°C to 85°C | | 230 | 280 | μs |
| t _{WAKE-UP} BOR | Wake-up time from BOR or power-up to active mode | dV _{CC} /dt = 2400 V/s | 2 V, 3 V -40°C to 85°C | | 1.6 | | ms |
| t _{RESET} | Pulse duration required at RST/NMI terminal to accept a reset event (3) | | 2 V, 3 V -40°C to 85°C | 4 | | | ns |

⁽¹⁾ The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

⁽²⁾ The wake-up time is measured from the rising edge of the RST signal until the first instruction of the user program is executed.

⁽³⁾ Meeting or exceeding this time makes sures a reset event occurs. Pulses shorter than this minimum time may or may not cause a reset event to occur.



5.21 Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|-----|-----|-----|------|
| f _{TA} | Timer_A input clock frequency | Internal: SMCLK, ACLK External: TACLK Duty cycle = 50% ±10% | 2 V, 3 V | | | 24 | MHz |
| t _{TA,cap} | Timer_A capture timing | All capture inputs, Minimum pulse duration required for capture | 2 V, 3 V | 20 | | | ns |

5.22 Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|-----|-----|-----|------|
| f_{TB} | Timer_B input clock frequency | Internal: SMCLK, ACLK External: TBCLK Duty cycle = 50% ±10% | 2 V, 3 V | | | 24 | MHz |
| t _{TB,cap} | Timer_B capture timing | All capture inputs, Minimum pulse duration required for capture | 2 V, 3 V | 20 | | | ns |

5.23 eUSCI (UART Mode) Clock Frequency

| | PARAMETER | CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---------------------|--|--|-----------------|-----|-----|---------------------|------|
| f _{eUSCI} | eUSCI input clock frequency | Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ±10% | | | | f _{SYSTEM} | MHz |
| f _{BITCLK} | BITCLK clock frequency (equals baud rate in MBaud) | | | | | 5 | MHz |

5.24 eUSCI (UART Mode)

| PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT | l |
|--|-----------------|-----------------|-----|-----|-----|------|---|
| | UCGLITx = 0 | | 5 | 15 | 20 | | ĺ |
| t LIADT receive dealitch time (1) | UCGLITx = 1 | 21/21/ | 20 | 45 | 60 | | l |
| t _t UART receive deglitch time ⁽¹⁾ | UCGLITx = 2 | 2 V, 3 V | 35 | 80 | 120 | ns | ĺ |
| | UCGLITx = 3 | | 50 | 110 | 180 | | ĺ |

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.



5.25 eUSCI (SPI Master Mode) Clock Frequency

| PARAMETER | CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT | |
|-----------------------------|---|-----------------|-----|-----|---------------------|------|--|
| eUSCI input clock frequency | Internal: SMCLK, ACLK Duty cycle = 50% ±10% | | | | f _{SYSTEM} | MHz | |

5.26 eUSCI (SPI Master Mode)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|-------------------------------------|-----------------------------------|-----------------|-----|-----|-----|--------|
| | STE lead time, STE active to clock | UCSTEM = 0, UCMODEx = 01 or 10 | 2 V, 3 V | 1 | | | UCxCLK |
| t _{STE,LEAD} | STE lead time, STE active to clock | UCSTEM = 1, UCMODEx = 01 or 10 | 2 V, 3 V | 1 | | | cycles |
| | STE lag time, Last clock to STE | UCSTEM = 0, UCMODEx = 01 or 10 | 2 V, 3 V | 1 | | | UCxCLK |
| t _{STE,LAG} | inactive | UCSTEM = 1, UCMODEx = 01 or 10 | 2 V, 3 V | 1 | | | cycles |
| | STE access time, STE active to SIMO | UCSTEM = 0, UCMODEx = 01 or 10 | 2 V, 3 V | | | 55 | no |
| t _{STE,ACC} | data out | UCSTEM = 1, UCMODEx = 01 or 10 | 2 V, 3 V | | | 35 | ns |
| | STE disable time, STE inactive to | UCSTEM = 0, UCMODEx = 01 or 10 | 2 V, 3 V | | | 40 | ns |
| t _{STE,DIS} | SIMO high impedance | UCSTEM = 1, UCMODEx = 01 or 10 | 2 V, 3 V | | | 30 | 115 |
| | COM input data actus tima | | 2 V | 35 | | | |
| t _{SU,MI} | SOMI input data setup time | | 3 V | 35 | | | ns |
| + | SOMI input data hold time | | 2 V | 0 | | | 20 |
| t _{HD,MI} | SOMI input data hold time | | 3 V | 0 | | | ns |
| + | SIMO output data valid time (2) | UCLK edge to SIMO valid, | 2 V | | | 30 | ns |
| t _{VALID,MO} | Silvio output data valid time (-) | C _L = 20 pF | 3 V | | | 30 | 115 |
| | SIMO output data hold time (3) | $C_1 = 20 \text{ pF}$ | 2 V | 0 | | | 20 |
| t _{HD,MO} | Silvio output data noid time 47 | OL = 20 pr | 3 V | 0 | | | ns |

 $f_{UCXCLK} = 1/2 t_{LO/HI} \ \, \text{with} \ \, t_{LO/HI} = max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)}).$ For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$ see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams

in Figure 5-6 and Figure 5-7.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-6 and Figure 5-7.




Figure 5-6. SPI Master Mode, CKPH = 0




Figure 5-7. SPI Master Mode, CKPH = 1



5.27 eUSCI (SPI Slave Mode)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|--|--|-----------------|-----|---|----------------------------------|------|
| | STE load time. STE active to cleak | | 2 V | 7 | | | no |
| t _{STE,LEAD} | STE lead time, STE active to clock | | 3 V | 7 | | 65 40 40 35 30 30 | ns |
| | CTF log times I get alogly to CTF in active | | 2 V | 0 | | | |
| t _{STE,LAG} | STE lag time, Last clock to STE inactive | | 3 V | 0 | | | ns |
| | CTF access time CTF active to COMI data aut | | 2 V | | | 65 | |
| t _{STE,ACC} | STE access time, STE active to SOMI data out | | 3 V | | | ns | |
| 1 | STE disable time, STE inactive to SOMI high | | 2 V | | | | |
| t _{STE,DIS} | mpedance | 3 V | | | 35 | ns | |
| 1 | OIMO insure data and on the | | 2 V | 2 | 2 | | |
| t _{SU,SI} | SIMO input data setup time | | 3 V | 2 | | 65 40 40 35 | ns |
| 1 | CIMO input data hald time | | 2 V | 5 | | | |
| t _{HD,SI} | SIMO input data hold time | | 3 V | 5 | | | ns |
| t _{VALID,SO} | 2014 | UCLK edge to SOMI valid, C _L = 20 pF | 2 V | | | 30 | |
| | SOMI output data valid time (2) | | 3 V | | | 30 | ns |
| | COMI sustant data hald time (3) | 0 00 - 5 | 2 V | 4 | | | |
| t _{HD,SO} | SOMI output data hold time (3) | $C_L = 20 \text{ pF}$ | 3 V | 4 | 0 65 40 40 35 2 2 2 5 5 5 30 30 | ns | |

 $f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)}).$

For the master parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)} see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-8 and Figure 5-9.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-8 (3) and Figure 5-9.




Figure 5-8. SPI Slave Mode, CKPH = 0




Figure 5-9. SPI Slave Mode, CKPH = 1



5.28 eUSCI (I²C Mode)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP I | MAX | UNIT | |
|----------------------|--|--|-----------------|------|-------------------------|------|------|--|
| f _{eUSCI} | eUSCI input clock frequency | Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ±10% | | | f _{SY} | STEM | MHz | |
| f _{SCL} | SCL clock frequency | | 2 V, 3 V | 0 | | 400 | kHz | |
| | Hold time (reported) START | f _{SCL} = 100 kHz | 21/21/ | 4.0 | | | | |
| t _{HD,STA} | Hold time (repeated) START | f _{SCL} > 100 kHz | 2 V, 3 V | 0.6 | | | μs | |
| | Catual time for a repeated CTART | f _{SCL} = 100 kHz | 21/21/ | 4.7 | | | | |
| t _{SU,STA} | Setup time for a repeated START | f _{SCL} > 100 kHz | 2 V, 3 V | 0.6 | | | μs | |
| t _{HD,DAT} | Data hold time | | 2 V, 3 V | 0 | | | ns | |
| t _{SU,DAT} | Data setup time | | 2 V, 3 V | 250 | | | ns | |
| | Saturations for STOR | f _{SCL} = 100 kHz | 21/21/ | 4.0 | | | | |
| t _{SU,STO} | Setup time for STOP | f _{SCL} > 100 kHz | 2 V, 3 V | 0.6 | | | μs | |
| | | UCGLITx = 0 | | 50 | | 600 | | |
| | Pulse duration of spikes suppressed by | UCGLITx = 1 | 21/21/ | 25 | | 300 | | |
| t _{SP} | input filter | UCGLITx = 2 | 2 V, 3 V | 12.5 | | 150 | ns | |
| | | UCGLITx = 3 | | 6.25 | | 75 | | |
| | | UCCLTOx = 1 | | | 27 | | | |
| t _{TIMEOUT} | Clock low time-out | UCCLTOx = 2 | 2 V, 3 V | | 600 300 150 75 | ms | | |
| | | UCCLTOx = 3 | | | 33 | | | |




Figure 5-10. I²C Mode Timing



5.29 10-Bit ADC, Power Supply and Input Range Conditions

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|----------------------|--|---|-----------------|-----|-----|---------|------|
| AV _{CC} | Analog supply voltage | AV_{CC} and DV_{CC} are connected together, AV_{SS} and DV_{SS} are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 \text{ V}$ | | 2.0 | | 3.6 | V |
| $V_{(Ax)}$ | Analog input voltage range | All ADC10 pins | | 0 | | AV_CC | V |
| | Operating supply current into | $f_{ADC10CLK} = 5 \text{ MHz}, ADC10ON = 1,$ | 2 V | | 90 | 140 | |
| I _{ADC10_A} | AVCC terminal, reference current not included | REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0 | 3 V | | 100 | 160 | μΑ |
| C _I | Input capacitance | Only one terminal Ax can be selected at one time from the pad to the ADC10_A capacitor array including wiring and pad | 2.2 V | | 6 | 8 | pF |
| R _I | Input MUX ON resistance | $AV_{CC} \ge 2 \text{ V}, 0 \text{ V} \le V_{Ax} \le AV_{CC}$ | | | | 36 | kΩ |

5.30 10-Bit ADC, Timing Parameters

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------|------------------------------------|--|-----------------|------|-----|------|------|
| f _{ADC10CLK} | | For specified performance of ADC10 linearity parameters | 2 V to 3.6 V | 0.45 | 5 | 5.5 | MHz |
| f _{ADC10OSC} | Internal ADC10 oscillator (MODOSC) | ADC10DIV = 0, f _{ADC10CLK} = f _{ADC10OSC} | 2 V to 3.6 V | 4.5 | 4.5 | 5.5 | MHz |
| t _{CONVERT} | Conversion time | REFON = 0, Internal oscillator, 12 ADC10CLK cycles, 10-bit mode, f _{ADC10OSC} = 4.5 MHz to 5.5 MHz | 2 V to 3.6 V | 2.18 | | 2.67 | μs |
| | | External $f_{ADC10CLK}$ from ACLK, MCLK, or SMCLK, ADC10SSEL $\neq 0$ | 2 V to 3.6 V | | (1) | | |
| t _{ADC10ON} | Turnon settling time of the ADC | The error in a conversion started after t _{ADC10ON} is less than ±0.5 LSB, Reference and input signal already settled | | | | 100 | ns |
| | | $R_S = 1000 \ \Omega, \ R_I = 36000 \ \Omega, \ C_I = 3.5 \ pF,$ | 2 V | 1.5 | | | |
| t _{Sample} | Sampling time | Approximately eight Tau (τ) are required to get an error of less than ±0.5 LSB | 3 V | 2.0 | | | μs |

⁽¹⁾ $12 \times ADC10DIV \times 1/f_{ADC10CLK}$

5.31 10-Bit ADC, Linearity Parameters

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP MAX | UNIT |
|---|---|--|-----------------|------|---------|------|
| _ | Integral | $1.4 \text{ V} \le (\text{V}_{\text{eREF+}} - \text{V}_{\text{REF-}}/\text{V}_{\text{eREF-}}) \text{min} \le 1.6 \text{ V}$ | 2 V to | -1.4 | 1.4 | LSB |
| <u>-1</u> | linearity error | $1.6 \text{ V} < (\text{V}_{\text{eREF+}} - \text{V}_{\text{REF-}}/\text{V}_{\text{eREF-}}) \text{min} \le \text{V}_{\text{AVCC}}$ | 3.6 V | -1.1 | 1.1 | LOD |
| E _D | Differential linearity error | $(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$ | 2 V to 3.6 V | -1 | 1 | LSB |
| Eo | Offset error | $(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$ | 2 V to 3.6 V | -6.5 | 6.5 | mV |
| _ | Gain error, external reference | $(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$ | 2 V to 3.6 V | -1.2 | 1.2 | LSB |
| E _D [E _D [F _O [F | Gain error, internal reference ⁽¹⁾ | | | -4% | 4% | |
| E | Total unadjusted error, external reference | $(V_{eREF+} - V_{REF-}/V_{eREF-})min \le (V_{eREF+} - V_{REF-}/V_{eREF-})$ | 2 V to 3.6 V | -2 | 2 | LSB |
| LT | Total unadjusted error, internal reference ⁽¹⁾ | | | -4% | 4% | |

⁽¹⁾ Error is dominated by the internal reference.



5.32 REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP MAX | UNIT |
|--|---|---|-----------------|-----|------------------|------|
| V _{eREF+} | Positive external reference voltage input | V _{eREF+} > V _{eREF-} (2) | | 1.4 | AV _{CC} | V |
| V _{eREF} | Negative external reference voltage input | $V_{eREF+} > V_{eREF-}$ (3) | | 0 | 1.2 | V |
| (V _{eREF+} - V _{REF-} /V _{eREF-}) | Differential external reference voltage input | V _{eREF+} > V _{eREF-} (4) | | 1.4 | AV_CC | V |
| Iveref+, Iveref- | Static input current | $\begin{array}{l} 1.4 \text{ V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{AVCC}}, \\ \text{V}_{\text{eREF-}} = 0 \text{ V}, \\ \text{f}_{\text{ADC10CLK}} = 5 \text{ MHz}, \\ \text{ADC10SHTx} = 1\text{h}, \\ \text{Conversion rate 200 ksps} \end{array}$ | 2.2 V, 3 V | -6 | 6 | • |
| | | $ \begin{array}{l} 1.4 \text{ V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{AVCC}}, \\ \text{V}_{\text{eREF-}} = 0 \text{ V}, \\ \text{f}_{\text{ADC10CLK}} = 5 \text{ MHz}, \\ \text{ADC10SHTx} = 8\text{h}, \\ \text{Conversion rate 20 ksps} \\ \end{array} $ | 2.2 V, 3 V | -1 | 1 | μΑ |
| C _{VREF+} , C _{VREF-} | Capacitance at VREF+ or VREF- terminal (5) | | | 10 | | μF |

⁽¹⁾ The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C_i, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

5.33 REF, Built-In Reference

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|---|---|---|-----------------|------|------|------|------|
| | | REFVSEL = {2} for 2.5 V, REFON = 1 | 3 V | 2.4 | 2.5 | 2.6 | |
| V_{REF+} | Positive built-in reference voltage output | REFVSEL = {1} for 2 V, REFON = 1 | 3 V | 1.92 | 2.0 | 2.08 | V |
| | ronago output | REFVSEL = {0} for 1.5 V, REFON = 1 | 3 V | 1.44 | 1.5 | 1.56 | |
| | AVCC minimum voltage, | REFVSEL = {0} for 1.5 V | | 2.0 | | | |
| VREF+ AVCC(min) IREF+ TREF+ PSRR_DC | Positive built-in reference | REFVSEL = {1} for 2 V | | 2.2 | | | V |
| | active | REFVSEL = {2} for 2.5 V | | 2.7 | | | |
| I _{REF+} | Operating supply current into AVCC terminal (1) | f _{ADC10CLK} = 5 MHz, REFON = 1, REFBURST = 0 | 3 V | | 33 | 45 | μΑ |
| T _{REF+} | Temperature coefficient of built-in reference | REFVSEL = (0, 1, 2), REFON = 1 | | | ±35 | | ppm/ |
| | | $\begin{aligned} &AV_{CC} = AV_{CC}_{(min)} \text{-} AV_{CC}_{(max)}, \\ &T_A = 25^{\circ}\text{C}, REFON = 1, \\ &REFVSEL = (0) for 1.5 V \end{aligned}$ | | | 1600 | | |
| PSRR_DC | Power supply rejection ratio (DC) | $\begin{array}{l} AV_{CC} = AV_{CC \; (min)} \; \text{-} \; AV_{CC (max)}, \\ T_A = 25^{\circ}\text{C}, \; REFON = 1, \\ REFVSEL = (1) \; \text{for 2 V} \end{array}$ | | | 1900 | | μV/V |
| | | $\begin{aligned} &AV_{CC} = AV_{CC}_{(min)} \text{-} AV_{CC}_{(max)}, \\ &T_{A} = 25^{\circ}\text{C}, REFON = 1, \\ &REFVSEL = (2) for 2.5 V \end{aligned}$ | | | 3600 | | |
| t _{SETTLE} | Settling time of reference voltage (2) | $AV_{CC} = AV_{CC \text{ (min)}} - AV_{CC \text{ (max)}},$ REFVSEL = (0, 1, 2}, REFON = 0 \rightarrow 1 | | | 30 | | μs |

⁽¹⁾ The internal reference current is supplied by terminal AVCC. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.

⁽²⁾ The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

⁽³⁾ The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

⁽⁴⁾ The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

⁽⁵⁾ Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC10_B. Also see the MSP430FR57xx Family User's Guide.

⁽²⁾ The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB.



5.34 REF, Temperature Sensor and Built-In V_{MID}

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---------------------------|--|---|-----------------|------|------|------|-------|
| V _{SENSOR} | See ⁽¹⁾ | ADC10ON = 1, INCH = 0Ah, $T_A = 0$ °C | 2 V, 3 V | | 790 | | mV |
| TC _{SENSOR} | | ADC10ON = 1, INCH = 0Ah | 2 V, 3 V | | 2.55 | | mV/°C |
| | Sample time required if channel 10 is selected (2) | ADC10ON = 1, INCH = 0Ah, | 2 V | 30 | | | |
| tSENSOR(sample) | | Error of conversion result ≤ 1 LSB | 3 V | 30 | | | μs |
| V | AV divider et channel 11 | ADC10ON = 1, INCH = 0Bh, | 2 V | 0.97 | 1.0 | 1.03 | V |
| V _{MID} | AV _{CC} divider at channel 11 | ADC10ON = 1, INCH = 0Ah, Error of conversion result \leq 1 LSB 3 V ADC10ON = 1, INCH = 0Bh, V _{MID} is \sim 0.5 × V _{AVCC} 3 V | 3 V | 1.46 | 1.5 | 1.54 | |
| t _{VMID(sample)} | Sample time required if channel 11 is selected (3) | ADC10ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB | 2 V, 3 V | 1000 | | | ns |

⁽¹⁾ The temperature sensor offset can vary significantly. A single-point calibration is recommended to minimize the offset error of the built-in temperature sensor.

⁽³⁾ The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.




Figure 5-11. Typical Temperature Sensor Voltage

⁽²⁾ The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.



5.35 Comparator_D

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|-----------------------------|---|--|----------------------------|--------------------------|----------------------------|------|--|
| | | Overdrive = 10 mV, VIN- = (VIN+ - 400 mV) to (VIN+ + 10 mV) | 50 | 100 | 200 | | |
| | Propagation delay, AVCC = 2 V to 3.6 V | Overdrive = 100 mV, VIN- = (VIN+ - 400 mV) to (VIN+ + 100 mV) | | 80 | | ns | |
| | | Overdrive = 250 mV, (VIN+ - 400 mV) to (VIN+ + 250 mV) | | 50 | | | |
| | | CDF = 1, CDFDLY = 00 | 0.3 | 0.5 | 0.9 | | |
| | Filter timer added to the propagation delay of the comparator | CDF = 1, CDFDLY = 01 | 0.5 | 0.9 | 1.5 | μs | |
| t _{filter} | | CDF = 1, CDFDLY = 10 | 0.9 | 1.6 | 2.8 | | |
| | | CDF = 1, CDFDLY = 11 | 1.6 | 3.0 | 5.5 | | |
| V _{offset} | Input offset | AVCC = 2 V to 3.6 V | -20 | | 20 | mV | |
| V _{ic} | Common mode input range | AVCC = 2 V to 3.6 V | 0 | | AVCC - 1 | V | |
| I _{comp(AVCC)} | Comparator only | CDON = 1, AVCC = 2 V to 3.6 V | | 29 | 34 | μA | |
| I _{ref(AVCC)} | Reference buffer and R-ladder | CDREFLx = 01, AVCC = 2 V to 3.6 V | | 20 | 24 | μΑ | |
| t _{enable,comp} | Comparator enable time | CDON = 0 to CDON = 1, AVCC = 2 V to 3.6 V | | 1.1 | 2.0 | μs | |
| t _{enable,rladder} | Resistor ladder enable time | CDON = 0 to CDON = 1, AVCC = 2 V to 3.6 V | | 1.1 | 2.0 | μs | |
| V _{CB_REF} | Reference voltage for a tap | VIN = voltage input to the R-ladder, n = 0 to 31 | VIN x (n + 0.5) / 32 | VIN x (n + 1) / 32 | VIN x (n + 1.5) / 32 | V | |

5.36 FRAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | S MIN | TYP | MAX | UNIT |
|-------------------------|---|-----------------------|------------------|-----|-----|--------|
| DV _{CC(WRITE)} | Write supply voltage | | 2.0 | | 3.6 | V |
| t _{WRITE} | Word or byte write time | | | | 120 | ns |
| t _{ACCESS} | Read access time (1) | | | | 60 | ns |
| t _{PRECHARGE} | Precharge time ⁽¹⁾ | | | | 60 | ns |
| t _{CYCLE} | Cycle time, read or write operation (1) | | 120 | | | ns |
| | Read and write endurance | | 10 ¹⁵ | | | cycles |
| | | T _J = 25°C | 100 | | | |
| t _{Retention} | Data retention duration | $T_J = 70^{\circ}C$ | 40 | | | years |
| | | T _J = 85°C | 10 | | | |

⁽¹⁾ When using manual wait state control, see the MSP430FR57xx Family User's Guide for recommended settings for common system frequencies.



5.37 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|---|-----------------|-------|-----|-----|--------|
| f _{SBW} | Spy-Bi-Wire input frequency | 2 V, 3 V | 0 | | 20 | MHz |
| t _{SBW,Low} | Spy-Bi-Wire low clock pulse duration | 2 V, 3 V | 0.025 | | 15 | μs |
| t _{SBW, En} | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1) | 2 V, 3 V | | | 1 | μs |
| t _{SBW,Rst} | Spy-Bi-Wire return to normal operation time | | 19 | | 35 | μs |
| £ | TCK input frequency, 4-wire JTAG (2) | 2 V | 0 | | 5 | N/I I- |
| † _{TCK} | | 3 V | 0 | | 10 | MHz |
| R _{internal} | Internal pulldown resistance on TEST | 2 V, 3 V | 20 | 35 | 50 | kΩ |


Tools that access the Spy-Bi-Wire and BSL interfaces must wait for the t_{SBW,En} time after the first transition of the TEST/SBWTCK pin (low to high), before the second transition of the pin (high to low) during the entry sequence. f_{TCK} may be restricted to meet the timing requirements of the module selected.



6 Detailed Description

6.1 Functional Block Diagrams

Figure 6-1 shows the functional block diagram for the MSP430FR5731, MSP430FR5735, and MSP430FR5739 in the RHA package.



Copyright © 2016, Texas Instruments Incorporated

Figure 6-1. Functional Block Diagram - RHA Package - MSP430FR5731, MSP430FR5735, MSP430FR5739

Figure 6-2 shows the functional block diagram for the MSP430FR5733 and MSP430FR5737 devices in the RHA package.






Figure 6-2. Functional Block Diagram - RHA Package - MSP430FR5733, MSP430FR5737

Figure 6-3 shows the functional block diagram for the MSP430FR5731, MSP430FR5735, and MSP430FR5739 devices in the DA package.




Figure 6-3. Functional Block Diagram – DA Package – MSP430FR5731, MSP430FR5735, MSP430FR5739

Figure 6-4 shows the functional block diagram for the MSP430FR5733 and MSP430FR5737 devices in the DA package.




Figure 6-4. Functional Block Diagram - DA Package - MSP430FR5733, MSP430FR5737



Figure 6-5 shows the functional block diagram for the MSP430FR5730, MSP430FR5734, and MSP430FR5738 devices in the RGE and YQD packages.




Figure 6-5. Functional Block Diagram – RGE or YQD (FR5738 Only) Package – MSP430FR5730, MSP430FR5734, MSP430FR5738

Figure 6-6 shows the functional block diagram for the MSP430FR5732 and MSP430FR5736 devices in the RGE package.




Figure 6-6. Functional Block Diagram – RGE Package – MSP430FR5732, MSP430FR5736



Figure 6-7 shows the functional block diagram for the MSP430FR5730, MSP430FR5734, and MSP430FR5738 devices in the PW package.




Figure 6-7. Functional Block Diagram – PW Package – MSP430FR5730, MSP430FR5734, MSP430FR5738

Figure 6-8 shows the functional block diagram for the MSP430FR5732 and MSP430FR5736 devices in the PW package.




Figure 6-8. Functional Block Diagram – PW Package – MSP430FR5732, MSP430FR5736

6.2 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

6.3 Operating Modes

The MSP430 has one active mode and seven software-selectable low-power modes of operation. An interrupt event can wake up the device from low-power modes LPM0 through LPM4, service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

The following eight operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK active
 - MCLK disabled
 - SMCLK optionally active
 - Complete data retention
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK active
 - MCLK disabled
 - SMCLK optionally active
 - DCO disabled
 - Complete data retention
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - ACLK active
 - MCLK disabled
 - SMCLK optionally active
 - DCO disabled
 - Complete data retention

- Low-power mode 3 (LPM3)
 - CPU is disabled
 - ACLK active
 - MCLK and SMCLK disabled
 - DCO disabled
 - Complete data retention
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK, MCLK, SMCLK disabled
 - Complete data retention
- Low-power mode 3.5 (LPM3.5)
 - RTC operation
 - Internal regulator disabled
 - No data retention
 - I/O pad state retention
 - Wake-up input from RST, generalpurpose I/O, RTC events
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No data retention
 - I/O pad state retention
 - Wake-up input from RST and generalpurpose I/O



6.4 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see Table 6-1). The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6-1. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|---|--|---------------------|-----------------|-------------|
| System Reset Power-Up, Brownout, Supply Supervisors External Reset RST Watchdog Time-out (Watchdog mode) WDT, FRCTL MPU, CS, PMM Password Violation FRAM double bit error detection MPU segment violation Software POR, BOR | SVSLIFG, SVSHIFG PMMRSTIFG WDTIFG WDTIFG WDTPW, FRCTLPW, MPUPW, CSPW, PMMPW DBDIFG MPUSEGIIFG, MPUSEG2IFG, MPUSEG3IFG PMMPORIFG, PMMBORIFG (SYSRSTIV) (1) (2) | Reset | OFFFEh | 63, highest |
| System NMI Vacant Memory Access JTAG Mailbox FRAM access time error FRAM single, double bit error detection | VMAIFG JMBNIFG, JMBOUTIFG ACCTIMIFG SBDIFG, DBDIFG (SYSSNIV) ⁽¹⁾ | (Non)maskable | 0FFFCh | 62 |
| User NMI External NMI Oscillator Fault | NMIIFG, OFIFG (SYSUNIV) ^{(1) (2)} | (Non)maskable | 0FFFAh | 61 |
| Comparator_D | Comparator_D interrupt flags (CBIV) (1) (3) | Maskable | 0FFF8h | 60 |
| TB0 | TB0CCR0 CCIFG0 (3) | Maskable | 0FFF6h | 59 |
| ТВ0 | TB0CCR1 CCIFG1 to TB0CCR2 CCIFG2, TB0IFG (TB0IV) ⁽¹⁾ ⁽³⁾ | Maskable | 0FFF4h | 58 |
| Watchdog Timer (Interval Timer Mode) | WDTIFG | Maskable | 0FFF2h | 57 |
| eUSCI_A0 Receive and Transmit | UCA0RXIFG, UCA0TXIFG (SPI mode) UCA0STTIFG, UCA0TXCPTIFG, UCA0RXIFG, UXA0TXIFG (UART mode) (UCA0IV) (1) (3) | Maskable | 0FFF0h | 56 |
| eUSCI_B0 Receive and Transmit | UCB0STTIFG, UCB0TXCPTIFG, UCB0RXIFG, UCB0TXIFG (SPI mode) UCB0ALIFG, UCB0NACKIFG, UCB0STTIFG, UCB0STPIFG, UCB0RXIFG0, UCB0TXIFG0, UCB0RXIFG1, UCB0TXIFG1, UCB0TXIFG2, UCB0TXIFG2, UCB0TXIFG3, UCB0CNTIFG, UCB0BIT9IFG (I ² C mode) (UCB0IV) (1) (3) | Maskable | OFFEEh | 55 |
| ADC10_B | ADC100VIFG, ADC10TOVIFG, ADC10HIIFG, ADC10LOIFG ADC10INIFG, ADC10IFG0 (ADC10IV) (1) (3) (4) | Maskable | 0FFECh | 54 |
| TA0 | TA0CCR0 CCIFG0 (3) | Maskable | 0FFEAh | 53 |
| TA0 | TA0CCR1 CCIFG1 to TA0CCR2 CCIFG2, TA0IFG (TA0IV) ⁽¹⁾ ⁽³⁾ | Maskable | 0FFE8h | 52 |

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

(Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

Interrupt flags are located in the module.

⁽⁴⁾ Only on devices with ADC, otherwise reserved.



Table 6-1. Interrupt Sources, Flags, and Vectors (continued)

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|-------------------------------|---|---------------------|-----------------|-----------|
| eUSCI_A1 Receive and Transmit | UCA1RXIFG, UCA1TXIFG (SPI mode) UCA1STTIFG, UCA1TXCPTIFG, UCA1RXIFG, UXA1TXIFG (UART mode) (UCA1IV) (1) (3) | Maskable | 0FFE6h | 51 |
| DMA | DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) ^{(1) (3)} | Maskable | 0FFE4h | 50 |
| TA1 | TA1CCR0 CCIFG0 (3) | Maskable | 0FFE2h | 49 |
| TA1 | TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) (1) (3) | Maskable | 0FFE0h | 48 |
| I/O Port P1 | P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾ ⁽³⁾ | | 0FFDEh | 47 |
| TB1 | TB1CCR0 CCIFG0 (3) | Maskable | 0FFDCh | 46 |
| TB1 | TB1CCR1 CCIFG1 to TB1CCR2 CCIFG2, TB1IFG (TB1IV) ^{(1) (3)} | Maskable | 0FFDAh | 45 |
| I/O Port P2 | P2IFG.0 to P2IFG.7 (P2IV) ^{(1) (3)} | Maskable | 0FFD8h | 44 |
| TB2 | TB2CCR0 CCIFG0 (3) | Maskable | 0FFD6h | 43 |
| TB2 | TB2CCR1 CCIFG1 to TB2CCR2 CCIFG2, TB2IFG (TB2IV) (1) (3) | Maskable | 0FFD4h | 42 |
| I/O Port P3 | P3IFG.0 to P3IFG.7 (P3IV) (1) (3) | Maskable | 0FFD2h | 41 |
| I/O Port P4 | P4IFG.0 to P4IFG.2 (P4IV) ⁽¹⁾ ⁽³⁾ | Maskable | 0FFD0h | 40 |
| RTC_B | RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG, RTCOFIFG (RTCIV) (1) (3) | Maskable | 0FFCEh | 39 |
| | | | 0FFCCh | 38 |
| Reserved | Reserved (5) | | : | i i |
| | | | 0FF80h | 0, lowest |

⁽⁵⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.



6.5 Memory Organization

Table 6-2 describes the memory organization for all device variants.

Table 6-2. Memory Organization (1)(2)

| | | MSP430FR5736 MSP430FR5737 MSP430FR5738 MSP430FR5739 | MSP430FR5732 MSP430FR5733 MSP430FR5734 MSP430FR5735 | MSP430FR5730 MSP430FR5731 |
|---|------------|--|--|--|
| Memory (FRAM) Main: interrupt vectors Main: code memory | Total Size | 15.5KB 00FFFFh–00FF80h 00FF7Fh–00C200h | 8.0KB 00FFFFh-00FF80h 00FF7Fh-00E000h | 4KB 00FFFFh–00FF80h 00FF7Fh–00F000h |
| RAM | | 1KB 001FFFh-001C00h | 1KB 001FFFh-001C00h | 1KB 001FFFh-001C00h |
| Device Descriptor Info (TLV) (FRAM) | | 128 B 001A7Fh–001A00h | 128 B 001A7Fh-001A00h | 128 B 001A7Fh-001A00h |
| | N/A | 0019FFh-001980h Address space mirrored to Info A | 0019FFh-001980h Address space mirrored to Info A | 0019FFh-001980h Address space mirrored to Info A |
| Information memory (FRAM) | N/A | 00197Fh-001900h Address space mirrored to Info B | 00197Fh-001900h Address space mirrored to Info B | 00197Fh-001900h Address space mirrored to Info B |
| | Info A | 128 B 0018FFh–001880h | 128 B 0018FFh–001880h | 128 B 0018FFh–001880h |
| | Info B | 128 B 00187Fh–001800h | 128 B 00187Fh–001800h | 128 B 00187Fh–001800h |
| | BSL 3 | 512 B 0017FFh–001600h | 512 B 0017FFh–001600h | 512 B 0017FFh–001600h |
| Bootloader (BSL) | BSL 2 | 512 B 0015FFh–001400h | 512 B 0015FFh–001400h | 512 B 0015FFh–001400h |
| memory (RÒM) | BSL 1 | 512 B 0013FFh–001200h | 512 B 0013FFh–001200h | 512 B 0013FFh–001200h |
| | BSL 0 | 512 B 0011FFh–001000h | 512 B 0011FFh–001000h | 512 B 0011FFh–001000h |
| Peripherals | Size | 4KB 000FFFh–0h | 4KB 000FFFh–0h | 4KB 000FFFh–0h |

⁽¹⁾ N/A = Not available

⁽²⁾ All address space not listed in this table is considered vacant memory.



6.6 Bootloader (BSL)

The BSL enables users to program the FRAM or RAM using a UART serial interface. Access to the device memory by the BSL is protected by an user-defined password. Use of the BSL requires four pins (see Table 6-3). BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see the MSP430 Programming With the Bootloader User's Guide.

Table 6-3. BSL Pin Requirements and Functions

| DEVICE SIGNAL | BSL FUNCTION | | |
|-----------------|-----------------------|--|--|
| RST/NMI/SBWTDIO | Entry sequence signal | | |
| TEST/SBWTCK | Entry sequence signal | | |
| P2.0 | Data transmit | | |
| P2.1 | Data receive | | |
| VCC | Power supply | | |
| VSS | Ground supply | | |

6.7 JTAG Operation

6.7.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface, which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. Table 6-4 lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide. For a complete description of the features of the JTAG interface and its implementation, see MSP430 Programming Via the JTAG Interface.

Table 6-4. JTAG Pin Requirements and Functions

| DEVICE SIGNAL | DIRECTION | FUNCTION |
|-----------------|-----------|-----------------------------|
| PJ.3/TCK | IN | JTAG clock input |
| PJ.2/TMS | IN | JTAG state control |
| PJ.1/TDI/TCLK | IN | JTAG data input, TCLK input |
| PJ.0/TDO | OUT | JTAG data output |
| TEST/SBWTCK | IN | Enable JTAG pins |
| RST/NMI/SBWTDIO | IN | External reset |
| VCC | | Power supply |
| VSS | | Ground supply |



6.7.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. Table 6-5 lists the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide. For a complete description of the features of the JTAG interface and its implementation, see MSP430 Programming Via the JTAG Interface.

Table 6-5. Spy-Bi-Wire Pin Requirements and Functions

| DEVICE SIGNAL | DIRECTION | FUNCTION |
|-----------------|-----------|-----------------------------------|
| TEST/SBWTCK | IN | Spy-Bi-Wire clock input |
| RST/NMI/SBWTDIO | IN, OUT | Spy-Bi-Wire data input and output |
| VCC | | Power supply |
| VSS | | Ground supply |

6.8 FRAM

The FRAM can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM include:

- · Low-power ultra-fast write nonvolatile memory
- · Byte and word access capability
- · Programmable and automated wait state generation
- · Error correction coding (ECC) with single bit detection and correction, double bit detection

For important software design information regarding FRAM including but not limited to partitioning the memory layout according to application-specific code, constant, and data space requirements, the use of FRAM to optimize application energy consumption, and the use of the memory protection unit (MPU) to maximize application robustness by protecting the program code against unintended write accesses, see MSP430TM FRAM Technology – How To and Best Practices.

6.9 Memory Protection Unit (MPU)

The FRAM can be protected from inadvertent CPU execution or write access by the MPU. Features of the MPU include:

- Main memory partitioning programmable up to three segments
- Access rights for each segment (main and information memory) can be individually selected
- · Access violation flags with interrupt capability for easy servicing of access violations

6.10 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be managed using all instructions. For complete module descriptions, see the MSP430FR57xx Family User's Guide.

6.10.1 Digital I/O

Up to four 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wake-up input capability is available for all ports.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.

www.ti.com

6.10.2 Oscillator and Clock System (CS)

The clock system includes support for a 32-kHz watch crystal oscillator XT1 (LF mode), an internal very-low-power low-frequency oscillator (VLO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator XT1 (HF mode). The clock system module is designed to meet the requirements of both low system cost and low power consumption. A fail-safe mechanism exists for all crystal sources. The clock system module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (XT1 LF mode), a high-frequency crystal (XT1 HF mode), the internal VLO, or the internal DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by the same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by the same sources made available to ACLK.

6.10.3 Power-Management Module (PMM)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM also includes supply voltage supervisor (SVS) and brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS circuitry detects if the supply voltage drops below a user-selectable safe level. SVS circuitry is available on the primary and core supplies.

6.10.4 Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

6.10.5 Real-Time Clock (RTC_B)

The RTC_B module contains an integrated real-time clock (RTC) (calendar mode). Calendar mode integrates an internal calendar which compensates for months with fewer than 31 days and includes leap year correction. The RTC_B also supports flexible alarm functions and offset-calibration hardware. RTC operation is available in LPM3.5 mode to minimize power consumption.

6.10.6 Watchdog Timer (WDT A)

The primary function of the WDT_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

6.10.7 System Module (SYS)

The SYS module handles many of the system functions within the device. These include power-on reset (POR) and power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators (see Table 6-6), bootloader entry mechanisms, and configuration management (device descriptors). It also includes a data exchange mechanism using JTAG called a JTAG mailbox that can be used in the application.



Table 6-6. System Module Interrupt Vector Registers

| INTERRUPT VECTOR REGISTER | ADDRESS | INTERRUPT EVENT | VALUE | PRIORITY |
|--|---------|---|------------|----------|
| | | No interrupt pending | 00h | |
| | | Brownout (BOR) | 02h | Highest |
| | | RSTIFG RST/NMI (BOR) | 04h | |
| | | PMMSWBOR software BOR (BOR) | 06h | |
| | | LPMx.5 wake up (BOR) | 08h | |
| | | Security violation (BOR) | 0Ah | |
| | | SVSLIFG SVSL event (BOR) | 0Ch | |
| | | SVSHIFG SVSH event (BOR) | 0Eh | |
| | | Reserved | 10h | |
| | | Reserved | 12h | |
| | | PMMSWPOR software POR (POR) | 14h | |
| | | WDTIFG watchdog time-out (PUC) | 16h | |
| SYSRSTIV, System Reset | 019Eh | WDTPW password violation (PUC) | 18h | |
| System Reset | | FRCTLPW password violation (PUC) | 1Ah | |
| | | DBDIFG FRAM double bit error (PUC) | 1Ch | |
| | | Peripheral area fetch (PUC) | 1Eh | |
| | | PMMPW PMM password violation (PUC) | 20h | |
| | | MPUPW MPU password violation (PUC) | 22h | |
| | | CSPW CS password violation (PUC) | 24h | |
| | | MPUSEGIIFG information memory segment violation (PUC) | 26h | |
| | | MPUSEG1IFG segment 1 memory violation (PUC) | 28h | |
| | | MPUSEG2IFG segment 2 memory violation (PUC) | 2Ah | |
| | | MPUSEG3IFG segment 3 memory violation (PUC) | 2Ch | |
| | | Reserved | 2Eh | |
| | | Reserved | 30h to 3Eh | Lowest |
| | | No interrupt pending | 00h | |
| | | DBDIFG FRAM double bit error | 02h | Highest |
| | | ACCTIMIFG access time error | 04h | |
| | | Reserved | 0Eh | |
| SYSSNIV, System NMI | 019Ch | VMAIFG Vacant memory access | 10h | |
| | | JMBINIFG JTAG mailbox input | 12h | |
| | | JMBOUTIFG JTAG mailbox output | 14h | |
| | | SBDIFG FRAM single bit error | 16h | |
| | | Reserved | 18h to 1Eh | Lowest |
| | | No interrupt pending | 00h | |
| | | NMIIFG NMI pin | 02h | Highest |
| 0)(0)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1) | 04041 | OFIFG oscillator fault | 04h | |
| SYSUNIV, User NMI | 019Ah | Reserved | 06h | |
| | | Reserved | 08h | |
| | | Reserved | 0Ah to 1Eh | Lowest |



6.10.8 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10_B conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral. Table 6-7 lists all triggers to start DMA transfers.

Table 6-7. DMA Trigger Assignments (1)

| TRIGGER | CHANNEL 0 | CHANNEL 1 | CHANNEL 2 |
|---------|-------------------|-------------------|-------------------|
| 0 | DMAREQ | DMAREQ | DMAREQ |
| 1 | TA0CCR0 CCIFG | TA0CCR0 CCIFG | TA0CCR0 CCIFG |
| 2 | TA0CCR2 CCIFG | TA0CCR2 CCIFG | TA0CCR2 CCIFG |
| 3 | TA1CCR0 CCIFG | TA1CCR0 CCIFG | TA1CCR0 CCIFG |
| 4 | TA1CCR2 CCIFG | TA1CCR2 CCIFG | TA1CCR2 CCIFG |
| 5 | Reserved | Reserved | Reserved |
| 6 | Reserved | Reserved | Reserved |
| 7 | TB0CCR0 CCIFG | TB0CCR0 CCIFG | TB0CCR0 CCIFG |
| 8 | TB0CCR2 CCIFG | TB0CCR2 CCIFG | TB0CCR2 CCIFG |
| 9 | TB1CCR0 CCIFG (2) | TB1CCR0 CCIFG (2) | TB1CCR0 CCIFG (2) |
| 10 | TB1CCR2 CCIFG (2) | TB1CCR2 CCIFG (2) | TB1CCR2 CCIFG (2) |
| 11 | TB2CCR0 CCIFG (3) | TB2CCR0 CCIFG (3) | TB2CCR0 CCIFG (3) |
| 12 | TB2CCR2 CCIFG (3) | TB2CCR2 CCIFG (3) | TB2CCR2 CCIFG (3) |
| 13 | Reserved | Reserved | Reserved |
| 14 | UCA0RXIFG | UCA0RXIFG | UCA0RXIFG |
| 15 | UCA0TXIFG | UCA0TXIFG | UCA0TXIFG |
| 16 | UCA1RXIFG (4) | UCA1RXIFG (4) | UCA1RXIFG (4) |
| 17 | UCA1TXIFG (4) | UCA1TXIFG (4) | UCA1TXIFG (4) |
| 18 | UCB0RXIFG0 | UCB0RXIFG0 | UCB0RXIFG0 |
| 19 | UCB0TXIFG0 | UCB0TXIFG0 | UCB0TXIFG0 |
| 20 | UCB0RXIFG1 | UCB0RXIFG1 | UCB0RXIFG1 |
| 21 | UCB0TXIFG1 | UCB0TXIFG1 | UCB0TXIFG1 |
| 22 | UCB0RXIFG2 | UCB0RXIFG2 | UCB0RXIFG2 |
| 23 | UCB0TXIFG2 | UCB0TXIFG2 | UCB0TXIFG2 |
| 24 | UCB0RXIFG3 | UCB0RXIFG3 | UCB0RXIFG3 |
| 25 | UCB0TXIFG3 | UCB0TXIFG3 | UCB0TXIFG3 |
| 26 | ADC10IFGx (5) | ADC10IFGx (5) | ADC10IFGx (5) |
| 27 | Reserved | Reserved | Reserved |
| 28 | Reserved | Reserved | Reserved |
| 29 | MPY ready | MPY ready | MPY ready |
| 30 | DMA2IFG | DMA0IFG | DMA1IFG |
| 31 | DMAE0 (6) | DMAE0 (6) | DMAE0 (6) |

⁽¹⁾ If a reserved trigger source is selected, no trigger is generated.

⁽²⁾ Only on devices with TB1, otherwise reserved

⁽³⁾ Only on devices with TB1, otherwise reserved

⁽⁴⁾ Only on devices with eUSCI_A1, otherwise reserved

⁽⁵⁾ Only on devices with ADC, otherwise reserved

⁽⁶⁾ This function is not available on YQD package types.



6.10.9 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3-pin or 4-pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each eUSCI module contains two portions, A and B.

The eUSCI_An module provides support for SPI (3-pin or 4-pin), UART, enhanced UART, or IrDA.

The eUSCI_Bn module provides support for SPI (3-pin or 4-pin) or I²C.

The MSP430FR573x series include one or two eUSCI_An modules (eUSCI_A0, eUSCI_A1) and one eUSCI_Bn module (eUSCI_B).

6.10.10 TAO, TA1

TA0 and TA1 are 16-bit timers/counters (Timer_A type) with three capture/compare registers each. TA0 and TA1 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-8 and Table 6-9). TA0 and TA1 have extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-8. TA0 Signal Connections

| | INPUT PIN | NUMBER | | DEVICE | MODULE | MODULE | MODULE | DEVICE | OUTPUT PIN NUMBER | | | |
|---------|---------------------|---------|---------|---------------------|-----------------|------------------|------------------|-----------|---|---|---|---|
| RHA | RGE, YQD | DA | PW | | BLOCK | OUTPUT SIGNAL | OUTPUT SIGNAL | RHA | RGE, YQD | DA | PW | |
| 3-P1.2 | 3-P1.2, C1-P1.2 | 7-P1.2 | 7-P1.2 | TA0CLK | TACLK | | | | | | | |
| | | | | ACLK (internal) | ACLK | Timer | N/A | N/A | | | | |
| | | | | SMCLK (internal) | SMCLK | rimer | Timer N/A | N/A N/A | | | | |
| 3-P1.2 | 3-P1.2, C1-P1.2 | 7-P1.2 | 7-P1.2 | TA0CLK | TACLK | | | | | | | |
| 28-P1.6 | 16-P1.6, D5-P1.6 | 30-P1.6 | 22-P1.6 | TA0.0 | CCI0A | | TAO | | 28-P1.6 | 16-P1.6, D5-P1.6 | 30-P1.6 | 22-P1.6 |
| 34-P2.3 | N/A | 36-P2.3 | 27-P2.3 | TA0.0 | CCI0B | CCR0 | | TAO TAO.0 | TA0.0 | 34-P2.3 | N/A | 36-P2.3 |
| | | | | DV _{SS} | GND | | | | | | | |
| | | | | DV _{CC} | V _{cc} | | | | | | | |
| 1-P1.0 | 1-P1.0, N/A | 5-P1.0 | 5-P1.0 | TA0.1 | CCI1A | | | | 1-P1.0 | 1-P1.0, N/A | 5-P1.0 | 5-P1.0 |
| | | | | CDOUT (internal) | CCI1B | CCR1 | TA1 | TA0.1 | ADC10 (internal) (1) ADC10SHSx = {1} | ADC10 (internal) (1) ADC10SHSx = {1} | ADC10 (internal) (1) ADC10SHSx = {1} | ADC10 (internal) (1) ADC10SHSx = {1} |
| | | | | DV _{SS} | GND | | | | | | | |
| | | | | DV _{CC} | V _{CC} | | | | | | | |
| 2-P1.1 | 2-P1.1, D1-P1.1 | 6-P1.1 | 6-P1.1 | TA0.2 | CCI2A | | | | 2-P1.1 | 2-P1.1, D1-P1.1 | 6-P1.1 | 6-P1.1 |
| | | | | ACLK (internal) | CCI2B | CCR2 | TA2 | TA2 TA0.2 | | | | |
| | | | | DV _{SS} | GND | | | | | | | |
| <u></u> | | | | DV _{CC} | V _{CC} | | | | | | | |

⁽¹⁾ Only on devices with ADC



Table 6-9. TA1 Signal Connections

| | INPUT PIN | NUMBER | | DEVICE | MODULE | MODULE | MODULE DEVICE | | OUTPUT PI | N NUMBER | | | | | | | |
|---------|---------------------|---------|---------|---------------------|-----------------|--------|------------------|---------|-----------|--------------------|---------|-------------|--------|---------|---------------------|---------|---------|
| RHA | RGE, YQD | DA | PW | INPUT SIGNAL | INPUT SIGNAL | BLOCK | OUTPUT SIGNAL | | RHA | RGE, YQD | DA | PW | | | | | |
| 2-P1.1 | 2-P1.1, D1-P1.1 | 6-P1.1 | 6-P1.1 | TA1CLK | TACLK | | | | | | | | | | | | |
| | | | | ACLK (internal) | ACLK | Timer | - Timer | — Timer | Timer | | _ ! | N/A | N/A | | | | |
| | | | | SMCLK (internal) | SMCLK | | | | | N/A | IN/A | | | | | | |
| 2-P1.1 | 2-P1.1, D1-P1.1 | 6-P1.1 | 6-P1.1 | TA1CLK | TACLK | | | | | | | | | | | | |
| 29-P1.7 | 17-P1.7, C5-P1.7 | 31-P1.7 | 23-P1.7 | TA1.0 | CCI0A | CCR0 | | | | | | | | 29-P1.7 | 17-P1.7, C5-P1.7 | 31-P1.7 | 23-P1.7 |
| 35-P2.4 | N/A | 37-P2.4 | 28-P2.4 | TA1.0 | CCI0B | | TA0 | TA1.0 | 35-P2.4 | N/A | 37-P2.4 | 28-P2.4 | | | | | |
| | | | | DV _{SS} | GND | | | | - | | | | | | | | |
| | | | | DV _{cc} | V _{cc} | | | | | | | | | | | | |
| 3-P1.2 | 3-P1.2, N/A | 7-P1.2 | 7-P1.2 | TA1.1 | CCI1A | | | | | | 3-P1.2 | 3-P1.2, N/A | 7-P1.2 | 7-P1.2 | | | |
| | | | | CDOUT (internal) | CCI1B | CCR1 | TA1 | TA1.1 | | | | | | | | | |
| | | | | DV _{SS} | GND | | | | | | | | | | | | |
| | | | | DV _{cc} | V _{cc} | | | | | | | | | | | | |
| 8-P1.3 | 4-P1.3, B1-P1.3 | 12-P1.3 | 8-P1.3 | TA1.2 | CCI2A | CCR2 | | | 8-P1.3 | 4-P1.3, B1-P1.3 | 12-P1.3 | 8-P1.3 | | | | | |
| | | | | ACLK (internal) | CCI2B | | TA2 | TA1.2 | | | | | | | | | |
| | | | | DV _{SS} | GND | | | | | | | | | | | | |
| | | | | DV _{cc} | V _{cc} | | | | | | | | | | | | |



6.10.11 TB0, TB1, TB2

TB0, TB1, and TB2 are 16-bit timers/counters (Timer_B type) with three capture/compare registers each. TB0, TB1, and TB2 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-10 through Table 6-12). TB0, TB1, and TB2 have extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-10. TB0 Signal Connections

| | INPUT PIN | NUMBER | | DEVICE | MODULE | MODULE | MODULE | DEVICE | | OUTPUT PIN NUMBER | | | |
|---------|---------------------|---------|---------|---------------------|-----------------|--------|------------------|-----------|---|---|---|--|--|
| RHA | RGE, YQD | DA | PW | INPUT SIGNAL | INPUT SIGNAL | BLOCK | OUTPUT SIGNAL | | RHA | RGE, YQD | DA | PW | |
| 21-P2.0 | 13-P2.0, A5-P2.0 | 23-P2.0 | 19-P2.0 | TB0CLK | TBCLK | | | | | | | | |
| | | | | ACLK (internal) | ACLK | Timer | Timor | Timer N/A | N/A | | | | |
| | | | | SMCLK (internal) | SMCLK | | IN/A | N/A | | | | | |
| 21-P2.0 | 13-P2.0, A5-P2.0 | 23-P2.0 | 19-P2.0 | TB0CLK | TBCLK | | | | | | | | |
| 22-P2.1 | 14-P2.1, C4-P2.1 | 24-P2.1 | 20-P2.1 | TB0.0 | CCI0A | | | | 22-P2.1 | 14-P2.1, C4-P2.1 | 24-P2.1 | 20-P2.1 | |
| 17-P2.5 | N/A | 19-P2.5 | 15-P2.5 | TB0.0 | CCI0B | | | | 17-P2.5 | N/A | 19-P2.5 | 15-P2.5 | |
| | | | | DV _{SS} | GND | CCR0 | TB0 | TB0.0 | ADC10 (internal) (1) ADC10SHSx = {2} | ADC10 (internal) (1) ADC10SHSx = {2} | ADC10 (internal) (1) ADC10SHSx = {2} | ADC10 (internal) ⁽¹⁾ ADC10SHSx = {2} | |
| | | | | DV _{CC} | V _{cc} | | | | | | | | |
| 9-P1.4 | 5-P1.4, B2-P1.4 | 13-P1.4 | 9-P1.4 | TB0.1 | CCI1A | | | | 9-P1.4 | 5-P1.4, B2-P1.4 | 13-P1.4 | 9-P1.4 | |
| | | | | CDOUT (internal) | CCI1B | CCR1 | TB1 | TB0.1 | ADC10 (internal) (1) ADC10SHSx = {3} | ADC10 (internal) (1) ADC10SHSx = {3} | ADC10 (internal) (1) ADC10SHSx = {3} | ADC10 (internal) (1) ADC10SHSx = {3} | |
| | | | | DV _{SS} | GND | | | | | | | | |
| | | | | DV _{CC} | V _{cc} | | | | | | | | |
| 10-P1.5 | 6-P1.5, A1- P1.5 | 14-P1.5 | 19-P1.5 | TB0.2 | CCI2A | | | | 10-P1.5 | 6-P1.5, A1-P1.5 | 14-P1.5 | 19-P1.5 | |
| | | | | ACLK (internal) | CCI2B | CCR2 | TB2 | TB0.2 | TB2 TB0.2 | | | | |
| | | | | DV _{SS} | GND | | | | | | | | |
| | | | | DV _{CC} | V _{cc} | | | | | | | | |

⁽¹⁾ Only on devices with ADC



Table 6-11. TB1 Signal Connections (1)

| | INPUT PIN | NUMBER | | DEVICE | MODULE | MODULE | MODULE | DEVICE | | OUTPUT PI | N NUMBER | | | | |
|---------|---|---------|-------------------------|---------------------|-----------------|--------|------------------|------------------|---------|-----------|----------|---------|---------|---------|-----|
| RHA | RGE, YQD | DA | PW | INPUT SIGNAL | INPUT SIGNAL | BLOCK | OUTPUT SIGNAL | OUTPUT SIGNAL | RHA | RGE, YQD | DA | PW | | | |
| 26-P3.6 | N/A (DV _{SS}), N/A (DV _{SS}) | 28-P3.6 | N/A (DV _{SS}) | TB1CLK | TBCLK | | | | | | | | | | |
| | | | | ACLK (internal) | ACLK | Timer | Timer | NI/A | NI/A | | | | | | |
| | | | | SMCLK (internal) | SMCLK | | | Ilmer | Timer | mer N/A | N/A | | | | |
| 26-P3.6 | N/A (DV _{SS}), N/A (DV _{SS}) | 28-P3.6 | N/A (DV _{SS}) | TB1CLK | TBCLK | | | | | | | | | | |
| 23-P2.2 | N/A (DV _{SS}), N/A (DV _{SS}) | 25-P2.2 | N/A (DV _{SS}) | TB1.0 | CCI0A | CCR0 T | CCR0 | CCR0 | CCR0 | | | 23-P2.2 | N/A | 25-P2.2 | N/A |
| 18-P2.6 | N/A (DV _{SS}), N/A (DV _{SS}) | 20-P2.6 | N/A (DV _{SS}) | TB1.0 | CCI0B | | | | | TB0 | TB1.0 | 18-P2.6 | N/A | 20-P2.6 | N/A |
| | | | | DV _{SS} | GND | | | | | | | | | | |
| | | | | DV _{CC} | V _{cc} | | | | | | | | | | |
| 28-P1.6 | N/A (DV _{SS}), N/A (DV _{SS}) | 30-P1.6 | N/A (DV _{SS}) | TB1.1 | CCI1A | | | | 28-P1.6 | N/A | 30-P1.6 | N/A | | | |
| 24-P3.4 | N/A (DV _{SS}), N/A (DV _{SS}) | 26-P3.4 | N/A (DV _{SS}) | TB1.1 | CCI1B | CCR1 | CCR1 | CCR1 | TB1 | TB1.1 | 24-P3.4 | N/A | 26-P3.4 | N/A | |
| | | | | DV _{SS} | GND | | | | | | | | | | |
| | | | | DV _{cc} | V _{cc} | | | | | | | | | | |
| 29-P1.7 | N/A (DV _{SS}), N/A (DV _{SS}) | 31-P1.7 | N/A (DV _{SS}) | TB1.2 | CCI2A | CCR2 | | | 29-P1.7 | N/A | 31-P1.7 | N/A | | | |
| 25-P3.5 | N/A (DV _{SS}), N/A (DV _{SS}) | 27-P3.5 | N/A (DV _{SS}) | TB1.2 | CCI2B | | TB2 | TB1.2 | 25-P3.5 | N/A | 27-P3.5 | N/A | | | |
| | | | | DV _{SS} | GND | | | | | | | | | | |
| | | | | DV _{CC} | V _{cc} | | | | | | | | | | |

⁽¹⁾ TB1 is not present on all device types.

Table 6-12. TB2 Signal Connections (1)

| | INPUT PIN | NUMBER | | DEVICE | MODULE | MODULE | MODULE | | | OUTPUT PI | N NUMBER | | | | |
|---------|---|-------------------------|-------------------------|---------------------|-----------------|--------|------------------|------------------|---------|-----------|----------|----------|---------|---------|---------|
| RHA | RGE, YQD | DA | PW | INPUT SIGNAL | INPUT SIGNAL | BLOCK | OUTPUT SIGNAL | OUTPUT SIGNAL | RHA | RGE, YQD | DA | PW | | | |
| 24-P3.4 | N/A (DV _{SS}), N/A (DV _{SS}) | 26-P3.4 | N/A (DV _{SS}) | TB2CLK | TBCLK | | | | | | | | | | |
| | | | | ACLK (internal) | ACLK | Timer | Timer | | Timer | N/A | N/A | | | | |
| | | | | SMCLK (internal) | SMCLK | | | | | N/A | N/A | | | | |
| 24-P3.4 | N/A (DV _{SS}), N/A (DV _{SS}) | 26-P3.4 | N/A (DV _{SS}) | TB2CLK | TBCLK | | | | | | | | | | |
| 21-P2.0 | N/A (DV _{SS}), N/A (DV _{SS}) | 23-P2.0 | N/A (DV _{SS}) | TB2.0 | CCI0A | | | | 21-P2.0 | N/A | 23-P2.0 | N/A | | | |
| 15-P4.0 | N/A (DV _{SS}), N/A (DV _{SS}) | N/A (DV _{SS}) | N/A (DV _{SS}) | TB2.0 | CCI0B | CCR0 | CCR0 | CCR0 | CCR0 | TB0 | TB2.0 | 15-P4.0 | N/A | 36-P4.0 | N/A |
| | | | | DV _{SS} | GND | | | | | | | | | | |
| | | | | DV_CC | V _{CC} | | | | | | | | | | |
| 22-P2.1 | N/A (DV _{SS}), N/A (DV _{SS}) | 24-P2.1 | N/A (DV _{SS}) | TB2.1 | CCI1A | | | | | | | | 22-P2.1 | N/A | 24-P2.1 |
| 26-P3.6 | N/A (DV _{SS}), N/A (DV _{SS}) | 28-P3.6 | N/A (DV _{SS}) | TB2.1 | CCI1B | | TB1 | TB2.1 | 26-P3.6 | N/A | 28-P3.6 | N/A | | | |
| | | | | DV _{SS} | GND | | | | | | | | | | |
| | | | | DV_CC | V _{cc} | | | | | | | | | | |
| 23-P2.2 | N/A (DV _{SS}), N/A (DV _{SS}) | 25-P2.2 | N/A (DV _{SS}) | TB2.2 | CCI2A | | | | 23-P2.2 | N/A | 25-P2.2 | N/A | | | |
| 27-P3.7 | N/A (DV _{SS}), N/A (DV _{SS}) | 29-P3.7 | N/A (DV _{SS}) | TB2.2 | CCI2B | CCR2 | TB2 | TB2.2 | 27-P3.7 | N/A | 29-P3.7 | N/A | | | |
| | | | | DV _{SS} | GND | | | | | | | | | | |
| | | | | DV_CC | V _{CC} | | | | | | <u>-</u> | <u>-</u> | | | |

⁽¹⁾ TB2 is not present on all device types.



6.10.12 ADC10 B

The ADC10_B module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and a conversion result buffer. A window comparator with lower and an upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

6.10.13 Comparator D

The primary function of the Comparator_D module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

6.10.14 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

6.10.15 Shared Reference (REF)

The REF module generates all of the critical reference voltages that can be used by the various analog peripherals in the device.

6.10.16 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The S version of the EEM has the following features:

- Three hardware triggers or breakpoints on memory access
- · One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level



6.10.17 Peripheral File Map

Table 6-13 lists the base address and offset range of all available peripherals.

Table 6-13. Peripherals

| MODULE NAME | BASE ADDRESS | OFFSET ADDRESS RANGE |
|---|--------------|-------------------------|
| Special Functions (see Table 6-14) | 0100h | 000h-01Fh |
| PMM (see Table 6-15) | 0120h | 000h–010h |
| FRAM Control (see Table 6-16) | 0140h | 000h-00Fh |
| CRC16 (see Table 6-17) | 0150h | 000h-007h |
| Watchdog (see Table 6-18) | 015Ch | 000h–001h |
| CS (see Table 6-19) | 0160h | 000h-00Fh |
| SYS (see Table 6-20) | 0180h | 000h-01Fh |
| Shared Reference (see Table 6-21) | 01B0h | 000h-001h |
| Port P1, P2 (see Table 6-22) | 0200h | 000h-01Fh |
| Port P3, P4 (see Table 6-23) | 0220h | 000h-01Fh |
| Port PJ (see Table 6-24) | 0320h | 000h-01Fh |
| TA0 (see Table 6-25) | 0340h | 000h-02Fh |
| TA1 (see Table 6-26) | 0380h | 000h-02Fh |
| TB0 (see Table 6-27) | 03C0h | 000h-02Fh |
| TB1 (see Table 6-28) | 0400h | 000h-02Fh |
| TB2 (see Table 6-29) | 0440h | 000h-02Fh |
| Real-Time Clock (RTC_B) (see Table 6-30) | 04A0h | 000h-01Fh |
| 32-Bit Hardware Multiplier (see Table 6-31) | 04C0h | 000h-02Fh |
| DMA General Control (see Table 6-32) | 0500h | 000h-00Fh |
| DMA Channel 0 (see Table 6-32) | 0510h | 000h-00Ah |
| DMA Channel 1 (see Table 6-32) | 0520h | 000h-00Ah |
| DMA Channel 2 (see Table 6-32) | 0530h | 000h-00Ah |
| MPU Control (see Table 6-33) | 05A0h | 000h-00Fh |
| eUSCI_A0 (see Table 6-34) | 05C0h | 000h-01Fh |
| eUSCI_A1 (see Table 6-35) | 05E0h | 000h-01Fh |
| eUSCI_B0 (see Table 6-36) | 0640h | 000h-02Fh |
| ADC10_B (see Table 6-37) | 0700h | 000h-03Fh |
| Comparator_D (see Table 6-38) | 08C0h | 000h-00Fh |



Table 6-14. Special Function Registers (Base Address: 0100h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable | SFRIE1 | 00h |
| SFR interrupt flag | SFRIFG1 | 02h |
| SFR reset pin control | SFRRPCR | 04h |

Table 6-15. PMM Registers (Base Address: 0120h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| PMM Control 0 | PMMCTL0 | 00h |
| PMM interrupt flags | PMMIFG | 0Ah |
| PM5 control 0 | PM5CTL0 | 10h |

Table 6-16. FRAM Control Registers (Base Address: 0140h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|-----------|--------|
| FRAM control 0 | FRCTLCTL0 | 00h |
| General control 0 | GCCTL0 | 04h |
| General control 1 | GCCTL1 | 06h |

Table 6-17. CRC16 Registers (Base Address: 0150h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input | CRC16DI | 00h |
| CRC data input reverse byte | CRCDIRB | 02h |
| CRC initialization and result | CRCINIRES | 04h |
| CRC result reverse byte | CRCRESR | 06h |

Table 6-18. Watchdog Registers (Base Address: 015Ch)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL | 00h |

Table 6-19. CS Registers (Base Address: 0160h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| CS control 0 | CSCTL0 | 00h |
| CS control 1 | CSCTL1 | 02h |
| CS control 2 | CSCTL2 | 04h |
| CS control 3 | CSCTL3 | 06h |
| CS control 4 | CSCTL4 | 08h |
| CS control 5 | CSCTL5 | 0Ah |
| CS control 6 | CSCTL6 | 0Ch |



Table 6-20. SYS Registers (Base Address: 0180h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-----------------------------|-----------|--------|
| System control | SYSCTL | 00h |
| JTAG mailbox control | SYSJMBC | 06h |
| JTAG mailbox input 0 | SYSJMBI0 | 08h |
| JTAG mailbox input 1 | SYSJMBI1 | 0Ah |
| JTAG mailbox output 0 | SYSJMBO0 | 0Ch |
| JTAG mailbox output 1 | SYSJMBO1 | 0Eh |
| Bus Error vector generator | SYSBERRIV | 18h |
| User NMI vector generator | SYSUNIV | 1Ah |
| System NMI vector generator | SYSSNIV | 1Ch |
| Reset vector generator | SYSRSTIV | 1Eh |

Table 6-21. Shared Reference Registers (Base Address: 01B0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------|----------|--------|
| Shared reference control | REFCTL | 00h |

Table 6-22. Port P1, P2 Registers (Base Address: 0200h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P1 input | P1IN | 00h |
| Port P1 output | P1OUT | 02h |
| Port P1 direction | P1DIR | 04h |
| Port P1 pullup/pulldown enable | P1REN | 06h |
| Port P1 selection 0 | P1SEL0 | 0Ah |
| Port P1 selection 1 | P1SEL1 | 0Ch |
| Port P1 interrupt vector word | P1IV | 0Eh |
| Port P1 complement selection | P1SELC | 16h |
| Port P1 interrupt edge select | P1IES | 18h |
| Port P1 interrupt enable | P1IE | 1Ah |
| Port P1 interrupt flag | P1IFG | 1Ch |
| Port P2 input | P2IN | 01h |
| Port P2 output | P2OUT | 03h |
| Port P2 direction | P2DIR | 05h |
| Port P2 pullup/pulldown enable | P2REN | 07h |
| Port P2 selection 0 | P2SEL0 | 0Bh |
| Port P2 selection 1 | P2SEL1 | 0Dh |
| Port P2 complement selection | P2SELC | 17h |
| Port P2 interrupt vector word | P2IV | 1Eh |
| Port P2 interrupt edge select | P2IES | 19h |
| Port P2 interrupt enable | P2IE | 1Bh |
| Port P2 interrupt flag | P2IFG | 1Dh |



Table 6-23. Port P3, P4 Registers (Base Address: 0220h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P3 input | P3IN | 00h |
| Port P3 output | P3OUT | 02h |
| Port P3 direction | P3DIR | 04h |
| Port P3 pullup/pulldown enable | P3REN | 06h |
| Port P3 selection 0 | P3SEL0 | 0Ah |
| Port P3 selection 1 | P3SEL1 | 0Ch |
| Port P3 interrupt vector word | P3IV | 0Eh |
| Port P3 complement selection | P3SELC | 16h |
| Port P3 interrupt edge select | P3IES | 18h |
| Port P3 interrupt enable | P3IE | 1Ah |
| Port P3 interrupt flag | P3IFG | 1Ch |
| Port P4 input | P4IN | 01h |
| Port P4 output | P4OUT | 03h |
| Port P4 direction | P4DIR | 05h |
| Port P4 pullup/pulldown enable | P4REN | 07h |
| Port P4 selection 0 | P4SEL0 | 0Bh |
| Port P4 selection 1 | P4SEL1 | 0Dh |
| Port P4 complement selection | P4SELC | 17h |
| Port P4 interrupt vector word | P4IV | 1Eh |
| Port P4 interrupt edge select | P4IES | 19h |
| Port P4 interrupt enable | P4IE | 1Bh |
| Port P4 interrupt flag | P4IFG | 1Dh |

Table 6-24. Port J Registers (Base Address: 0320h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port PJ input | PJIN | 00h |
| Port PJ output | PJOUT | 02h |
| Port PJ direction | PJDIR | 04h |
| Port PJ pullup/pulldown enable | PJREN | 06h |
| Port PJ selection 0 | PJSEL0 | 0Ah |
| Port PJ selection 1 | PJSEL1 | 0Ch |
| Port PJ complement selection | PJSELC | 16h |



Table 6-25. TA0 Registers (Base Address: 0340h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA0 control | TA0CTL | 00h |
| Capture/compare control 0 | TA0CCTL0 | 02h |
| Capture/compare control 1 | TA0CCTL1 | 04h |
| Capture/compare control 2 | TA0CCTL2 | 06h |
| TA0 counter | TA0R | 10h |
| Capture/compare 0 | TA0CCR0 | 12h |
| Capture/compare 1 | TA0CCR1 | 14h |
| Capture/compare 2 | TA0CCR2 | 16h |
| TA0 expansion 0 | TA0EX0 | 20h |
| TA0 interrupt vector | TAOIV | 2Eh |

Table 6-26. TA1 Registers (Base Address: 0380h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA1 control | TA1CTL | 00h |
| Capture/compare control 0 | TA1CCTL0 | 02h |
| Capture/compare control 1 | TA1CCTL1 | 04h |
| Capture/compare control 2 | TA1CCTL2 | 06h |
| TA1 counter | TA1R | 10h |
| Capture/compare 0 | TA1CCR0 | 12h |
| Capture/compare 1 | TA1CCR1 | 14h |
| Capture/compare 2 | TA1CCR2 | 16h |
| TA1 expansion 0 | TA1EX0 | 20h |
| TA1 interrupt vector | TA1IV | 2Eh |

Table 6-27. TB0 Registers (Base Address: 03C0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB0 control | TB0CTL | 00h |
| Capture/compare control 0 | TB0CCTL0 | 02h |
| Capture/compare control 1 | TB0CCTL1 | 04h |
| Capture/compare control 2 | TB0CCTL2 | 06h |
| TB0 counter | TB0R | 10h |
| Capture/compare 0 | TB0CCR0 | 12h |
| Capture/compare 1 | TB0CCR1 | 14h |
| Capture/compare 2 | TB0CCR2 | 16h |
| TB0 expansion 0 | TB0EX0 | 20h |
| TB0 interrupt vector | TB0IV | 2Eh |



Table 6-28. TB1 Registers (Base Address: 0400h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB1 control | TB1CTL | 00h |
| Capture/compare control 0 | TB1CCTL0 | 02h |
| Capture/compare control 1 | TB1CCTL1 | 04h |
| Capture/compare control 2 | TB1CCTL2 | 06h |
| TB1 counter | TB1R | 10h |
| Capture/compare 0 | TB1CCR0 | 12h |
| Capture/compare 1 | TB1CCR1 | 14h |
| Capture/compare 2 | TB1CCR2 | 16h |
| TB1 expansion 0 | TB1EX0 | 20h |
| TB1 interrupt vector | TB1IV | 2Eh |

Table 6-29. TB2 Registers (Base Address: 0440h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB2 control | TB2CTL | 00h |
| Capture/compare control 0 | TB2CCTL0 | 02h |
| Capture/compare control 1 | TB2CCTL1 | 04h |
| Capture/compare control 2 | TB2CCTL2 | 06h |
| TB2 counter | TB2R | 10h |
| Capture/compare 0 | TB2CCR0 | 12h |
| Capture/compare 1 | TB2CCR1 | 14h |
| Capture/compare 2 | TB2CCR2 | 16h |
| TB2 expansion 0 | TB2EX0 | 20h |
| TB2 interrupt vector | TB2IV | 2Eh |



Table 6-30. Real-Time Clock Registers (Base Address: 04A0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-----------------------------------|-----------------|--------|
| RTC control 0 | RTCCTL0 | 00h |
| RTC control 1 | RTCCTL1 | 01h |
| RTC control 2 | RTCCTL2 | 02h |
| RTC control 3 | RTCCTL3 | 03h |
| RTC prescaler 0 control | RTCPS0CTL | 08h |
| RTC prescaler 1 control | RTCPS1CTL | 0Ah |
| RTC prescaler 0 | RTCPS0 | 0Ch |
| RTC prescaler 1 | RTCPS1 | 0Dh |
| RTC interrupt vector word | RTCIV | 0Eh |
| RTC seconds, RTC counter 1 | RTCSEC, RTCNT1 | 10h |
| RTC minutes, RTC counter 2 | RTCMIN, RTCNT2 | 11h |
| RTC hours, RTC counter 3 | RTCHOUR, RTCNT3 | 12h |
| RTC day of week, RTC counter 4 | RTCDOW, RTCNT4 | 13h |
| RTC days | RTCDAY | 14h |
| RTC month | RTCMON | 15h |
| RTC year low | RTCYEARL | 16h |
| RTC year high | RTCYEARH | 17h |
| RTC alarm minutes | RTCAMIN | 18h |
| RTC alarm hours | RTCAHOUR | 19h |
| RTC alarm day of week | RTCADOW | 1Ah |
| RTC alarm days | RTCADAY | 1Bh |
| Binary-to-BCD conversion register | BIN2BCD | 1Ch |
| BCD-to-binary conversion register | BCD2BIN | 1Eh |



Table 6-31. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---|-----------|--------|
| 16-bit operand 1 – multiply | MPY | 00h |
| 16-bit operand 1 – signed multiply | MPYS | 02h |
| 16-bit operand 1 – multiply accumulate | MAC | 04h |
| 16-bit operand 1 – signed multiply accumulate | MACS | 06h |
| 16-bit operand 2 | OP2 | 08h |
| 16 x 16 result low word | RESLO | 0Ah |
| 16 x 16 result high word | RESHI | 0Ch |
| 16 x 16 sum extension register | SUMEXT | 0Eh |
| 32-bit operand 1 – multiply low word | MPY32L | 10h |
| 32-bit operand 1 – multiply high word | MPY32H | 12h |
| 32-bit operand 1 – signed multiply low word | MPYS32L | 14h |
| 32-bit operand 1 – signed multiply high word | MPYS32H | 16h |
| 32-bit operand 1 – multiply accumulate low word | MAC32L | 18h |
| 32-bit operand 1 – multiply accumulate high word | MAC32H | 1Ah |
| 32-bit operand 1 – signed multiply accumulate low word | MACS32L | 1Ch |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H | 1Eh |
| 32-bit operand 2 – low word | OP2L | 20h |
| 32-bit operand 2 – high word | OP2H | 22h |
| 32 x 32 result 0 – least significant word | RES0 | 24h |
| 32 x 32 result 1 | RES1 | 26h |
| 32 x 32 result 2 | RES2 | 28h |
| 32 x 32 result 3 – most significant word | RES3 | 2Ah |
| MPY32 control register 0 | MPY32CTL0 | 2Ch |



Table 6-32. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--|----------|--------|
| DMA channel 0 control | DMA0CTL | 00h |
| DMA channel 0 source address low | DMA0SAL | 02h |
| DMA channel 0 source address high | DMA0SAH | 04h |
| DMA channel 0 destination address low | DMA0DAL | 06h |
| DMA channel 0 destination address high | DMA0DAH | 08h |
| DMA channel 0 transfer size | DMA0SZ | 0Ah |
| DMA channel 1 control | DMA1CTL | 00h |
| DMA channel 1 source address low | DMA1SAL | 02h |
| DMA channel 1 source address high | DMA1SAH | 04h |
| DMA channel 1 destination address low | DMA1DAL | 06h |
| DMA channel 1 destination address high | DMA1DAH | 08h |
| DMA channel 1 transfer size | DMA1SZ | 0Ah |
| DMA channel 2 control | DMA2CTL | 00h |
| DMA channel 2 source address low | DMA2SAL | 02h |
| DMA channel 2 source address high | DMA2SAH | 04h |
| DMA channel 2 destination address low | DMA2DAL | 06h |
| DMA channel 2 destination address high | DMA2DAH | 08h |
| DMA channel 2 transfer size | DMA2SZ | 0Ah |
| DMA module control 0 | DMACTL0 | 00h |
| DMA module control 1 | DMACTL1 | 02h |
| DMA module control 2 | DMACTL2 | 04h |
| DMA module control 3 | DMACTL3 | 06h |
| DMA module control 4 | DMACTL4 | 08h |
| DMA interrupt vector | DMAIV | 0Ah |

Table 6-33. MPU Control Registers (Base Address: 05A0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET | |
|-----------------------|----------|--------|--|
| MPU control 0 | MPUCTL0 | 00h | |
| MPU control 1 | MPUCTL1 | 02h | |
| MPU segmentation | MPUSEG | 04h | |
| MPU access management | MPUSAM | 06h | |



Table 6-34. eUSCI_A0 Registers (Base Address: 05C0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0 | UCA0CTLW0 | 00h |
| eUSCI _A control word 1 | UCA0CTLW1 | 02h |
| eUSCI_A baud rate 0 | UCA0BR0 | 06h |
| eUSCI_A baud rate 1 | UCA0BR1 | 07h |
| eUSCI_A modulation control | UCA0MCTLW | 08h |
| eUSCI_A status | UCA0STAT | 0Ah |
| eUSCI_A receive buffer | UCA0RXBUF | 0Ch |
| eUSCI_A transmit buffer | UCA0TXBUF | 0Eh |
| eUSCI_A LIN control | UCA0ABCTL | 10h |
| eUSCI_A IrDA transmit control | UCA0IRTCTL | 12h |
| eUSCI_A IrDA receive control | UCA0IRRCTL | 13h |
| eUSCI_A interrupt enable | UCA0IE | 1Ah |
| eUSCI_A interrupt flags | UCA0IFG | 1Ch |
| eUSCI_A interrupt vector word | UCA0IV | 1Eh |

Table 6-35. eUSCI_A1 Registers (Base Address: 05E0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0 | UCA1CTLW0 | 00h |
| eUSCI _A control word 1 | UCA1CTLW1 | 02h |
| eUSCI_A baud rate 0 | UCA1BR0 | 06h |
| eUSCI_A baud rate 1 | UCA1BR1 | 07h |
| eUSCI_A modulation control | UCA1MCTLW | 08h |
| eUSCI_A status | UCA1STAT | 0Ah |
| eUSCI_A receive buffer | UCA1RXBUF | 0Ch |
| eUSCI_A transmit buffer | UCA1TXBUF | 0Eh |
| eUSCI_A LIN control | UCA1ABCTL | 10h |
| eUSCI_A IrDA transmit control | UCA1IRTCTL | 12h |
| eUSCI_A IrDA receive control | UCA1IRRCTL | 13h |
| eUSCI_A interrupt enable | UCA1IE | 1Ah |
| eUSCI_A interrupt flags | UCA1IFG | 1Ch |
| eUSCI_A interrupt vector word | UCA1IV | 1Eh |



Table 6-36. eUSCI_B0 Registers (Base Address: 0640h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|-------------|--------|
| eUSCI_B control word 0 | UCB0CTLW0 | 00h |
| eUSCI_B control word 1 | UCB0CTLW1 | 02h |
| eUSCI_B bit rate 0 | UCB0BR0 | 06h |
| eUSCI_B bit rate 1 | UCB0BR1 | 07h |
| eUSCI_B status word | UCB0STATW | 08h |
| eUSCI_B byte counter threshold | UCB0TBCNT | 0Ah |
| eUSCI_B receive buffer | UCB0RXBUF | 0Ch |
| eUSCI_B transmit buffer | UCB0TXBUF | 0Eh |
| eUSCI_B I2C own address 0 | UCB0I2COA0 | 14h |
| eUSCI_B I2C own address 1 | UCB0I2COA1 | 16h |
| eUSCI_B I2C own address 2 | UCB0I2COA2 | 18h |
| eUSCI_B I2C own address 3 | UCB0I2COA3 | 1Ah |
| eUSCI_B received address | UCB0ADDRX | 1Ch |
| eUSCI_B address mask | UCB0ADDMASK | 1Eh |
| eUSCI I2C slave address | UCB0I2CSA | 20h |
| eUSCI interrupt enable | UCB0IE | 2Ah |
| eUSCI interrupt flags | UCB0IFG | 2Ch |
| eUSCI interrupt vector word | UCB0IV | 2Eh |

Table 6-37. ADC10_B Registers (Base Address: 0700h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--|------------|--------|
| ADC10_B control 0 | ADC10CTL0 | 00h |
| ADC10_B control 1 | ADC10CTL1 | 02h |
| ADC10_B control 2 | ADC10CTL2 | 04h |
| ADC10_B window comparator low threshold | ADC10LO | 06h |
| ADC10_B window comparator high threshold | ADC10HI | 08h |
| ADC10_B memory control 0 | ADC10MCTL0 | 0Ah |
| ADC10_B conversion memory | ADC10MEM0 | 12h |
| ADC10_B Interrupt enable | ADC10IE | 1Ah |
| ADC10_B interrupt flags | ADC10IGH | 1Ch |
| ADC10_B interrupt vector word | ADC10IV | 1Eh |

Table 6-38. Comparator_D Registers (Base Address: 08C0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|------------------------------------|----------|--------|
| Comparator_D control 0 | CDCTL0 | 00h |
| Comparator_D control 1 | CDCTL1 | 02h |
| Comparator_D control 2 | CDCTL2 | 04h |
| Comparator_D control 3 | CDCTL3 | 06h |
| Comparator_D interrupt | CDINT | 0Ch |
| Comparator_D interrupt vector word | CDIV | 0Eh |



6.11 Input/Output Diagrams

6.11.1 Port P1 (P1.0 to P1.2) Input/Output With Schmitt Trigger

Figure 6-9 shows the port diagram. Table 6-39 summarizes the selection of the pin functions.




Figure 6-9. Port P1 (P1.0 to P1.2) Diagram



Table 6-39. Port P1 (P1.0 to P1.2) Pin Functions

| PIN NAME (P1.x) | x | FUNCTION | CONTROL BITS OR SIGNALS | | |
|---------------------------------------|---|---|-------------------------|----------|----------|
| | | | P1DIR.x | P1SEL1.x | P1SEL0.x |
| | 0 | P1.0 (I/O) | I: 0; O: 1 | 0 | 0 |
| | | TA0.CCI1A | 0 | 0 | 1 |
| | | TA0.1 | 1 | | |
| P1.0/TA0.1/DMAE0/RTCCLK/A0/CD0/VeREF- | | DMAE0 | 0 | 1 | 0 |
| | | RTCCLK | 1 | | |
| | | A0 (1) (2) CD0 (1) (3) VeREF- (1) (2) | х | 1 | 1 |
| | | P1.1 (I/O) | I: 0; O: 1 | 0 | 0 |
| | 1 | TA0.CCI2A | 0 | 0 | 1 |
| | | TA0.2 | 1 | | |
| P1.1/TA0.2/TA1CLK/CDOUT/A1/CD1/VeREF+ | | TA1CLK | 0 | 4 | 0 |
| | | CDOUT | 1 | 1 | U |
| | | A1 ⁽¹⁾ ⁽²⁾ CD1 ⁽¹⁾ ⁽³⁾ VeREF+ ⁽¹⁾ ⁽²⁾ | х | 1 | 1 |
| | 2 | P1.2 (I/O) | I: 0; O: 1 | 0 | 0 |
| | | TA1.CCI1A | 0 | 0 | 1 |
| P1.2/TA1.1/TA0CLK/CDOUT/A2/CD2 | | TA1.1 | 1 | | |
| | | TA0CLK | 0 | 4 | 0 |
| | | CDOUT | 1 | 1 | U |
| | | A2 ⁽¹⁾ ⁽²⁾ CD2 ⁽¹⁾ ⁽³⁾ | х | 1 | 1 |

⁽¹⁾ Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽²⁾ Not available on all devices and package types.

⁽³⁾ Setting the CDPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CDx input pin to the comparator multiplexer with the CDx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CDPD.x bit.



6.11.2 Port P1 (P1.3 to P1.5) Input/Output With Schmitt Trigger

Figure 6-10 shows the port diagram. Table 6-40 summarizes the selection of the pin functions.




Figure 6-10. Port P1 (P1.3 to P1.5) Diagram



Table 6-40. Port P1 (P1.3 to P1.5) Pin Functions

| PIN NAME (P1.x) | | FUNCTION | CONTROL BITS OR SIGNALS | | |
|---------------------------|---|--|-------------------------|----------|----------|
| | X | | P1DIR.x | P1SEL1.x | P1SEL0.x |
| | 3 | P1.3 (I/O) | I: 0; O: 1 | 0 | 0 |
| | | TA1.CCI2A | 0 | 0 | 1 |
| P1.3/TA1.2/UCB0STE/A3/CD3 | | TA1.2 | 1 | | |
| | | UCB0STE | X ⁽¹⁾ | 1 | 0 |
| | | A3 ⁽²⁾ ⁽³⁾ CD3 ⁽²⁾ ⁽⁴⁾ | × | 1 | 1 |
| | | P1.4 (I/O) | l: 0; O: 1 | 0 | 0 |
| P1.4/TB0.1/UCA0STE/A4/CD4 | 4 | TB0.CCI1A | 0 | 0 | 1 |
| | | TB0.1 | 1 | | |
| 11.0126.0001201201021 | | UCA0STE | X ⁽⁵⁾ | 1 | 0 |
| | | A4 ⁽²⁾ ⁽³⁾ CD4 ⁽²⁾ ⁽⁴⁾ | Х | 1 | 1 |
| | | P1.5(I/O) | I: 0; O: 1 | 0 | 0 |
| P1.5/TB0.2/UCA0CLK/A5/CD5 | 5 | TB0.CCI2A | 0 | 0 | 1 |
| | | TB0.2 | 1 | | |
| | | UCA0CLK | X ⁽⁵⁾ | 1 | 0 |
| | | A5 ^{(2) (3)} CD5 ^{(2) (4)} | × | 1 | 1 |

⁽¹⁾ Direction controlled by eUSCI_B0 module.

⁽²⁾ Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽³⁾ Not available on all devices and package types.

⁽⁴⁾ Setting the CDPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CDx input pin to the comparator multiplexer with the CDx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CDPD.x bit

⁽⁵⁾ Direction controlled by eUSCI_A0 module.



6.11.3 Port P1 (P1.6 and P1.7) Input/Output With Schmitt Trigger

Figure 6-11 shows the port diagram. Table 6-41 summarizes the selection of the pin functions.




Figure 6-11. Port P1 (P1.6 and P1.7) Diagram

Table 6-41. Port P1 (P1.6 and P1.7) Pin Functions

| PIN NAME (P1.x) | | FUNCTION | CONTROL BITS OR SIGNALS | | | |
|-------------------------------------|---|----------------------|-------------------------|----------|----------|--|
| PIN NAME (P1.x) | Х | FUNCTION | P1DIR.x | P1SEL1.x | P1SEL0.x | |
| | | P1.6 (I/O) | I: 0; O: 1 | 0 | 0 | |
| | | TB1.CCI1A (1) | 0 | 0 | 4 | |
| D4 6/TD4 4/LICDOSIMO/LICDOSDA/TAO O | 6 | TB1.1 ⁽¹⁾ | 1 | U | l | |
| P1.6/TB1.1/UCB0SIMO/UCB0SDA/TA0.0 | 6 | UCB0SIMO/UCB0SDA | X ⁽²⁾ | 1 | 0 | |
| | | TA0.CCI0A | 0 | 4 | 4 | |
| | | TA0.0 | 1 | 1 | I | |
| | | P1.7 (I/O) | l: 0; O: 1 | 0 | 0 | |
| | | TB1.CCI2A (1) | 0 | 0 | 4 | |
| D4 7/TD4 2/LICROSOM/LICROSOL/TA4 0 | 7 | TB1.2 ⁽¹⁾ | 1 | 0 | 1 | |
| P1.7/TB1.2/UCB0SOMI/UCB0SCL/TA1.0 | ′ | UCB0SOMI/UCB0SCL | X ⁽²⁾ | 1 | 0 | |
| | | TA1.CCI0A | 0 | 4 | 4 | |
| | | TA1.0 | 1 | | I | |

⁽¹⁾ Not available on all devices and package types.

⁽²⁾ Direction controlled by eUSCI_B0 module.



6.11.4 Port P2 (P2.0 to P2.2) Input/Output With Schmitt Trigger

Figure 6-12 shows the port diagram. Table 6-42 summarizes the selection of the pin functions.




Figure 6-12. Port P2 (P2.0 to P2.2) Diagram

Table 6-42. Port P2 (P2.0 to P2.2) Pin Functions

| | | | CONTRO | OL BITS OR S | IGNALS |
|---|---|----------------------|------------------|--------------|----------|
| PIN NAME (P2.x) | Х | FUNCTION | P2DIR.x | P2SEL1.x | P2SEL0.x |
| | | P2.0 (I/O) | l: 0; O: 1 | 0 | 0 |
| | | TB2.CCI0A (1) | 0 | 0 | 1 |
| | 0 | TB2.0 ⁽¹⁾ | 1 | U | I |
| P2.0/TB2.0/UCA0TXD/UCA0SIMO/TB0CLK/ACLK | 0 | UCA0TXD/UCA0SIMO | X ⁽²⁾ | 1 | 0 |
| | | TB0CLK | 0 | 4 | 4 |
| | | ACLK | 1 | 1 | 1 |
| | | P2.1 (I/O) | I: 0; O: 1 | 0 | 0 |
| | | TB2.CCI1A (1) | 0 | 0 | 4 |
| DO 4/TDO 4/1/OA ODVD/I/JOA OO OAU/TDO O | | TB2.1 ⁽¹⁾ | 1 | 0 | 1 |
| P2.1/TB2.1/UCA0RXD/UCA0SOMI/TB0.0 | 1 | UCA0RXD/UCA0SOMI | X ⁽²⁾ | 1 | 0 |
| | | TB0.CCI0A | 0 | 4 | 4 |
| | | TB0.0 | 1 | 1 | 1 |
| | | P2.2 (I/O) | I: 0; O: 1 | 0 | 0 |
| | | TB2.CCI2A (1) | 0 | 0 | , |
| DO OFFICIAL OFFICE AND A CONTROL OF THE CONTROL OF | • | TB2.2 ⁽¹⁾ | 1 | 0 | 1 |
| P2.2/TB2.2/UCB0CLK/TB1.0 | 2 | UCB0CLK | X ⁽³⁾ | 1 | 0 |
| | | TB1.CCI0A (1) | 0 | | |
| | | TB1.0 ⁽¹⁾ | 1 | 1 | 1 |

⁽¹⁾ Not available on all devices and package types.

⁽²⁾ Direction controlled by eUSCI_A0 module.

⁽³⁾ Direction controlled by eUSCI_B0 module.



6.11.5 Port P2 (P2.3 and P2.4) Input/Output With Schmitt Trigger

Figure 6-13 shows the port diagram. Table 6-43 summarizes the selection of the pin functions.




Figure 6-13. Port P2 (P2.3 and P2.4) Diagram



Table 6-43. Port P2 (P2.3 and P2.4) Pin Functions

| DIN NAME (D2 v) | | FUNCTION | CONTROL BITS OR SIGNALS | | | |
|-----------------------------|---|---|-------------------------|----------|----------|--|
| PIN NAME (P2.x) | X | FUNCTION | P2DIR.x | P2SEL1.x | P2SEL0.x | |
| | | P2.3 (I/O) | I: 0; O: 1 | 0 | 0 | |
| | | TA0.CCI0B | 0 | 0 | 1 | |
| P2.3/TA0.0/UCA1STE/A6/CD10 | 3 | TA0.0 | 1 | U | ' | |
| | | UCA1STE | X ⁽¹⁾ | 1 | 0 | |
| | | A6 ⁽²⁾ ⁽³⁾ CD10 ⁽²⁾ ⁽⁴⁾ | × | 1 | 1 | |
| | | P2.4 (I/O) | I: 0; O: 1 | 0 | 0 | |
| | | TA1.CCI0B | 0 | 0 | 1 | |
| P2.4/TA1.0/UCA1CLK/A7/CD11 | 4 | TA1.0 | 1 | U | ' | |
| 12.4/7/(1.0/00/(1021/1/05)) | | UCA1CLK | X ⁽¹⁾ | 1 | 0 | |
| | | A7 ^{(2) (3)} CD11 ^{(2) (4)} | × | 1 | 1 | |

Direction controlled by eUSCI_A1 module.

Setting P2SEL1.x and P2SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when (2)applying analog signals.

Not available on all devices and package types.

Setting the CDPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CDx input pin to the comparator multiplexer with the CDx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CDPD.x bit.



6.11.6 Port P2 (P2.5 and P2.6) Input/Output With Schmitt Trigger

Figure 6-14 shows the port diagram. Table 6-44 summarizes the selection of the pin functions.




Figure 6-14. Port P2 (P2.5 and P2.6) Diagram

Table 6-44. Port P2 (P2.5 and P2.6) Pin Functions

| DIN NAME (D2 v) | | FUNCTION | CONTROL BITS OR SIGNALS | | | |
|-------------------------------|---|--------------------------|-------------------------|----------|----------|--|
| PIN NAME (P2.x) | х | FUNCTION | P2DIR.x | P2SEL1.x | P2SEL0.x | |
| | | P2.5(I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 | |
| DO F/TDO O/LICAATVD/LICAACIMO | _ | TB0.CCI0B (1) | 0 | 0 | 4 | |
| P2.5/TB0.0/UCA1TXD/UCA1SIMO | 5 | TB0.0 ⁽¹⁾ | 1 0 | | ı | |
| | | UCA1TXD/UCA1SIMO (1) | X ⁽²⁾ | 1 | 0 | |
| | | P2.6(I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 | |
| P2.6/TB1.0/UCA1RXD/UCA1SOMI | 6 | TB1.CCI0B (1) | 0 0 | | 4 | |
| | | TB1.0 ⁽¹⁾ | | | 1 | |
| | | UCA1RXD/UCA1SOMI (1) | X ⁽²⁾ | 1 | 0 | |

⁽¹⁾ Not available on all devices and package types.

⁽²⁾ Direction controlled by eUSCI_A1 module.

6.11.7 Port P2 (P2.7) Input/Output With Schmitt Trigger

Figure 6-15 shows the port diagram. Table 6-45 summarizes the selection of the pin functions.




Figure 6-15. Port P2 (P2.7) Diagram

Table 6-45. Port P2 (P2.7) Pin Functions

| PIN NAME (P2.x) | v | ELINICTION | CONTRO | L BITS OR | SIGNALS |
|-----------------|---|--------------------------|------------|-----------|----------|
| PIN NAME (P2.X) | X | FUNCTION | P2DIR.x | P2SEL1.x | P2SEL0.x |
| P2.7 | 7 | P2.7(I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 |

⁽¹⁾ Not available on all devices and package types.



6.11.8 Port P3 (P3.0 to P3.3) Input/Output With Schmitt Trigger

Figure 6-16 shows the port diagram. Table 6-46 summarizes the selection of the pin functions.




Figure 6-16. Port P3 (P3.0 to P3.3) Diagram



Table 6-46. Port P3 (P3.0 to P3.3) Pin Functions

| PIN NAME (P3.x) | | FUNCTION | CONTROL BITS OR SIGNALS | | | |
|-----------------|---|--|-------------------------|----------|----------|--|
| | Х | FUNCTION | P3DIR.x | P3SEL1.x | P3SEL0.x | |
| | | P3.0 (I/O) | I: 0; O: 1 | 0 | 0 | |
| P3.0/A12/CD12 | 0 | A12 ⁽¹⁾ ⁽²⁾ CD12 ⁽¹⁾ ⁽³⁾ | Х | 1 | 1 | |
| | | P3.1 (I/O) | I: 0; O: 1 | 0 | 0 | |
| P3.1/A13/CD13 | 1 | A13 ⁽¹⁾ ⁽²⁾ CD13 ⁽¹⁾ ⁽³⁾ | Х | 1 | 1 | |
| | | P3.2 (I/O) | I: 0; O: 1 | 0 | 0 | |
| P3.2/A14/CD14 | 2 | A14 ⁽¹⁾ ⁽²⁾ CD14 ⁽¹⁾ ⁽³⁾ | Х | 1 | 1 | |
| P3.3/A15/CD15 3 | | P3.3 (I/O) | I: 0; O: 1 | 0 | 0 | |
| | 3 | A15 ⁽¹⁾ ⁽²⁾ CD15 ⁽¹⁾ ⁽³⁾ | Х | 1 | 1 | |

⁽¹⁾ Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽²⁾ Not available on all devices and package types.

⁽³⁾ Setting the CDPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CDx input pin to the comparator multiplexer with the CDx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CDPD.x bit.



6.11.9 Port P3 (P3.4 to P3.6) Input/Output With Schmitt Trigger

Figure 6-17 shows the port diagram. Table 6-47 summarizes the selection of the pin functions.




Figure 6-17. Port P3 (P3.4 to P3.6) Diagram

Table 6-47. Port P3 (P3.4 to P3.6) Pin Functions

| PIN NAME (P3.x) | | FUNCTION | CONTROL BITS OR SIGNALS | | | |
|-------------------------|---|---------------------------|-------------------------|----------|----------|--|
| PIN NAME (P3.X) | X | FUNCTION | P3DIR.x | P3SEL1.x | P3SEL0.x | |
| | | P3.4 (I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 | |
| | | TB1.CCI1B (1) | 0 | 0 | 4 | |
| P3.4/TB1.1/TB2CLK/SMCLK | 4 | TB1.1 ⁽¹⁾ | 1 | 0 | 1 | |
| | | TB2CLK (1) | 0 | 4 | 1 | |
| | | SMCLK (1) | 1 | 1 | | |
| | | P3.5 (I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 | |
| D0 5/TD4 0/0D01/T | _ | TB1.CCI2B (1) | 0 | | 4 | |
| P3.5/TB1.2/CDOUT | 5 | TB1.2 ⁽¹⁾ | 1 | 0 | 1 | |
| | | CDOUT (1) | 1 | 1 | 1 | |
| | | P3.6 (I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 | |
| P3.6/TB2.1/TB1CLK | 6 | TB2.CCI1B (1) | 0 | 0 | 4 | |
| | | TB2.1 ⁽¹⁾ | 1 | 0 | 1 | |
| | | TB1CLK (1) | 0 | 1 | 1 | |

⁽¹⁾ Not available on all devices and package types.

6.11.10 Port Port P3 (P3.7) Input/Output With Schmitt Trigger

Figure 6-18 shows the port diagram. Table 6-48 summarizes the selection of the pin functions.




Figure 6-18. Port P3 (P3.7) Diagram

Table 6-48. Port P3 (P3.7) Pin Functions

| PIN NAME (P3.x) | ., | FUNCTION | CONTROL BITS OR SIGNALS | | | |
|-----------------|----|---------------------------|-------------------------|----------|----------|--|
| PIN NAME (P3.X) | Х | FUNCTION | P3DIR.x | P3SEL1.x | P3SEL0.x | |
| P3.7/TB2.2 | | P3.7 (I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 | |
| | 7 | TB2.CCI2B (1) | 0 | 0 | 1 | |
| | | TB2.2 ⁽¹⁾ | 1 | U | | |

(1) Not available on all devices and package types.



6.11.11 Port Port P4 (P4.0) Input/Output With Schmitt Trigger

Figure 6-19 shows the port diagram. Table 6-49 summarizes the selection of the pin functions.




Figure 6-19. Port P4 (P4.0) Diagram

Table 6-49. Port P4 (P4.0) Pin Functions

| DIN NAME (D4 v) | | FUNCTION | CONTROL BITS OR SIGNALS | | | |
|-----------------|---|---------------------------|-------------------------|----------|----------|--|
| PIN NAME (P4.x) | X | FUNCTION | P4DIR.x | P4SEL1.x | P4SEL0.x | |
| | | P4.0 (I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 | |
| P4.0/TB2.0 | 0 | TB2.CCI0B (1) | 0 | 0 | 1 | |
| | | TB2.0 ⁽¹⁾ | 1 | U | | |

(1) Not available on all devices and package types.

6.11.12 Port Port P4 (P4.1) Input/Output With Schmitt Trigger

Figure 6-20 shows the port diagram. Table 6-50 summarizes the selection of the pin functions.




Figure 6-20. Port P4 (P4.1) Diagram

Table 6-50. Port P4 (P4.1) Pin Functions

| PIN NAME (P4.x) | | EUNCTION | CONTROL BITS OR SIGNALS | | |
|-----------------|---|---------------------------|-------------------------|----------|----------|
| FIN NAME (F4.X) | X | FUNCTION | P4DIR.x | P4SEL1.x | P4SEL0.x |
| P4.1 | 1 | P4.1 (I/O) ⁽¹⁾ | I: 0; O: 1 | 0 | 0 |

⁽¹⁾ Not available on all devices and package types.

6.11.13 Port Port PJ (PJ.0 to PJ.3) JTAG Pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output

Figure 6-21 and Figure 6-22 show the port diagrams. Table 6-51 summarizes the selection of the pin functions.






Figure 6-21. Port PJ (PJ.0 to PJ.2) Diagram




Figure 6-22. Port PJ (PJ.3) Diagram



Table 6-51. Port PJ (PJ.0 to PJ.3) Pin Functions

| DIN NAME (D L v) | | FUNCTION | CONTROL BITS OR SIGNALS ⁽¹⁾ | | | |
|----------------------------------|---|---------------------------|--|----------|----------|--|
| PIN NAME (PJ.x) | х | FUNCTION | PJDIR.x | PJSEL1.x | PJSEL0.x | |
| | | PJ.0 (I/O) ⁽²⁾ | I: 0; O: 1 | 0 | 0 | |
| | | TDO ⁽³⁾ | Х | Х | Х | |
| PJ.0/TDO/TB0OUTH/SMCLK/CD6 | 0 | TB0OUTH | 0 | 0 | 4 | |
| | | SMCLK | 1 | 0 | 1 | |
| | | CD6 | Х | 1 | 1 | |
| PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 1 | | PJ.1 (I/O) (2) | I: 0; O: 1 | 0 | 0 | |
| | | TDI/TCLK (3) (4) | Х | Х | Х | |
| | 1 | TB1OUTH | 0 | 0 | 4 | |
| | | MCLK | 1 | 0 | 1 | |
| | | CD7 | Х | 1 | 1 | |
| | | PJ.2 (I/O) ⁽²⁾ | I: 0; O: 1 | 0 | 0 | |
| | | TMS (3) (4) | Х | Х | Х | |
| PJ.2/TMS/TB2OUTH/ACLK/CD8 | 2 | TB2OUTH | 0 | | 4 | |
| | | ACLK | 1 | 0 | 1 | |
| | | CD8 | Х | 1 | 1 | |
| | | PJ.3 (I/O) ⁽²⁾ | I: 0; O: 1 | 0 | 0 | |
| PJ.3/TCK/CD9 | 3 | TCK (3) (4) | Х | Х | Х | |
| | | CD9 | Х | 1 | 1 | |

⁽¹⁾ X = Don't care

²⁾ Default condition

⁽³⁾ The pin direction is controlled by the JTAG module. JTAG mode selection is made by the SYS module or by the Spy-Bi-Wire four-wire entry sequence. PJSEL1.x and PJSEL0.x have no effect in these cases.

⁽⁴⁾ In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.



6.11.14 Port Port PJ (PJ.4 and PJ.5) Input/Output With Schmitt Trigger

Figure 6-23 and Figure 6-24 show the port diagrams. Table 6-52 summarizes the selection of the pin functions.




Figure 6-23. Port PJ (PJ.4) Diagram






Figure 6-24. Port PJ (PJ.5) Diagram

Table 6-52. Port PJ (PJ.4 and PJ.5) Pin Functions

| | | | CONTROL BITS OR SIGNALS (1) | | | | | | | |
|-----------------|---|---------------------------|-----------------------------|----------|----------|----------|----------|---------------|--|--|
| PIN NAME (P7.x) | X | FUNCTION | PJDIR.x | PJSEL1.5 | PJSEL0.5 | PJSEL1.4 | PJSEL0.4 | XT1 BYPASS | | |
| | | PJ.4 (I/O) | I: 0; O: 1 | Х | Х | 0 | 0 | Χ | | |
| PJ.4/XIN | 4 | XIN crystal mode (2) | Χ | Х | Х | 0 | 1 | 0 | | |
| | | XIN bypass mode (2) | Χ | Х | Х | 0 | 1 | 1 | | |
| | | PJ.5 (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | Χ | | |
| PJ.5/XOUT | 5 | XOUT crystal mode | Х | Х | Х | 0 | 1 | 0 | | |
| | | PJ.5 (I/O) ⁽³⁾ | I: 0; O: 1 | Х | Х | 0 | 1 | 1 | | |

⁽¹⁾ X = Don't care

⁽²⁾ Setting PJSEL1.4 = 0 and PJSEL0.4 = 1 causes the general-purpose I/O to be disabled. When XT1BYPASS = 0, PJ.4 and PJ.5 are configured for crystal operation and PJSEL1.5 and PJSEL0.5 are don't care. When XT1BYPASS = 1, PJ.4 is configured for bypass operation and PJ.5 is configured as general-purpose I/O.

⁽³⁾ When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.



6.12 Device Descriptors (TLV)

Table 6-53 and Table 6-54 list the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 6-53. Device Descriptor Table (1)

| | | | | | VALUE | | |
|-------------|--------------------------|---------|----------|----------|----------|----------|----------|
| DES | SCRIPTION | ADDRESS | FR5739 | FR5738 | FR5737 | FR5736 | FR5735 |
| | Info length | 01A00h | 05h | 05h | 05h | 05h | 05h |
| | CRC length | 01A01h | 05h | 05h | 05h | 05h | 05h |
| | 000 | 01A02h | per unit |
| | CRC value | 01A03h | per unit |
| Info Block | Device ID | 01A04h | 03h | 02h | 01h | 77h | 76h |
| | Device ID | 01A05h | 81h | 81h | 81h | 81h | 81h |
| | Hardware revision | 01A06h | per unit |
| | Firmware revision | 01A07h | per unit |
| | Die record tag | 01A08h | 08h | 08h | 08h | 08h | 08h |
| | Die record length | 01A09h | 0Ah | 0Ah | 0Ah | 0Ah | 0Ah |
| | | 01A0Ah | per unit |
| | Latteration ID | 01A0Bh | per unit |
| | Lot/wafer ID | 01A0Ch | per unit |
| 5. 5 . | | 01A0Dh | per unit |
| Die Record | 5. V | 01A0Eh | per unit |
| | Die X position | 01A0Fh | per unit | | | per unit | per unit |
| | 5 | 01A10h | per unit |
| | Die Y position | 01A11h | per unit |
| | | 01A12h | per unit |
| | Test results | 01A13h | per unit |
| | ADC10 calibration tag | 01A14h | 13h | 13h | 13h | 05h | 13h |
| | ADC10 calibration length | 01A15h | 10h | 10h | 10h | 10h | 10h |
| | ADC goin footor | 01A16h | per unit | per unit | NA | NA | per unit |
| | ADC gain factor | 01A17h | per unit | per unit | NA | NA | per unit |
| | ADC -#+ | 01A18h | per unit | per unit | NA | NA | per unit |
| | ADC offset | 01A19h | per unit | per unit | NA | NA | per unit |
| | ADC 1.5-V reference | 01A1Ah | per unit | per unit | NA | NA | per unit |
| ADC10 | Temp. sensor 30°C | 01A1Bh | per unit | per unit | NA | NA | per unit |
| Calibration | ADC 1.5-V reference | 01A1Ch | per unit | per unit | NA | NA | per unit |
| | Temp. sensor 85°C | 01A1Dh | per unit | per unit | NA | NA | per unit |
| | ADC 2.0-V reference | 01A1Eh | per unit | per unit | NA | NA | per unit |
| | Temp. sensor 30°C | 01A1Fh | per unit | per unit | NA | NA | per unit |
| | ADC 2.0-V reference | 01A20h | per unit | per unit | NA | NA | per unit |
| | Temp. sensor 85°C | 01A21h | per unit | per unit | NA | NA | per unit |
| | ADC 2.5-V reference | 01A22h | per unit | per unit | NA | NA | per unit |
| | Temp. sensor 30°C | 01A23h | per unit | per unit | NA | NA | per unit |
| | ADC 2.5-V reference | 01A24h | per unit | per unit | NA | NA | per unit |
| | Temp. sensor 85°C | 01A25h | per unit | per unit | NA | NA | per unit |



Table 6-53. Device Descriptor Table (1) (continued)

| DEC | CRIPTION | ADDRESS | | | VALUE | | |
|--------------------|------------------------|---------|----------|----------|----------|----------|----------|
| DES | CRIPTION | ADDRESS | FR5739 | FR5738 | FR5737 | FR5736 | FR5735 |
| | REF calibration tag | 01A26h | 12h | 12h | 12h | 12h | 12h |
| | REF calibration length | 01A27h | 06h | 06h | 06h | 06h | 06h |
| | REF 1.5-V reference | 01A28h | per unit |
| REF Calibration | | 01A29h | per unit |
| Calibration | REF 2.0-V reference | 01A2Ah | per unit |
| | REF 2.0-V leterence | 01A2Bh | per unit |
| | REF 2.5-V reference | 01A2Ch | per unit |
| | KEF 2.5-V Telefence | 01A2Dh | per unit |

Table 6-54. Device Descriptor Table (1)

| DEC | CDIDTION | ADDDESS | | | VALUE | | |
|------------|-------------------|---------|----------|----------|----------|----------|----------|
| DES | CRIPTION | ADDRESS | FR5734 | FR5733 | FR5732 | FR5731 | FR5730 |
| | Info length | 01A00h | 05h | 05h | 05h | 05h | 05h |
| | CRC length | 01A01h | 05h | 05h | 05h | 05h | 05h |
| Info Block | CRC value | 01A02h | per unit |
| | CRC value | 01A03h | per unit |
| | Device ID | 01A04h | 00h | 7Fh | 75h | 7Eh | 7Ch |
| | Device ID | 01A05h | 81h | 80h | 81h | 80h | 80h |
| | Hardware revision | 01A06h | per unit |
| | Firmware revision | 01A07h | per unit |
| | Die record tag | 01A08h | 08h | 08h | 08h | 08h | 08h |
| | Die record length | 01A09h | 0Ah | 0Ah | 0Ah | 0Ah | 0Ah |
| | | 01A0Ah | per unit |
| | | 01A0Bh | per unit |
| | Lot/wafer ID | 01A0Ch | per unit |
| Die Deserd | | 01A0Dh | per unit |
| Die Record | Die V neekier | 01A0Eh | per unit |
| | Die X position | 01A0Fh | per unit |
| | Die V neekien | 01A10h | per unit |
| | Die Y position | 01A11h | per unit |
| | Toot reculto | 01A12h | per unit |
| | Test results | 01A13h | per unit |



Table 6-54. Device Descriptor Table (1) (continued)

| | SCRIPTION | ADDDECC | | | VALUE | | |
|-------------|--------------------------|---------|----------|----------|----------|----------|----------|
| DE | SCRIPTION | ADDRESS | FR5734 | FR5733 | FR5732 | FR5731 | FR5730 |
| | ADC10 calibration tag | 01A14h | 13h | 13h | 13h | 05h | 13h |
| | ADC10 calibration length | 01A15h | 10h | 10h | 10h | 10h | 10h |
| | ADC main factor | 01A16h | per unit | NA | NA | per unit | per unit |
| ADC10 | ADC gain factor | 01A17h | per unit | NA | NA | per unit | per unit |
| | ADC Offset | 01A18h | per unit | NA | NA | per unit | per unit |
| | ADC Offset | 01A19h | per unit | NA | NA | per unit | per unit |
| | ADC 1.5-V reference | 01A1Ah | per unit | NA | NA | per unit | per unit |
| A D C 4 0 | Temp. sensor 30°C | 01A1Bh | per unit | NA | NA | per unit | per unit |
| Calibration | ADC 1.5-V reference | 01A1Ch | per unit | NA | NA | per unit | per unit |
| | Temp. sensor 85°C | 01A1Dh | per unit | NA | NA | per unit | per unit |
| | ADC 2.0-V reference | 01A1Eh | per unit | NA | NA | per unit | per unit |
| | Temp. sensor 30°C | 01A1Fh | per unit | NA | NA | per unit | per unit |
| | ADC 2.0-V reference | 01A20h | per unit | NA | NA | per unit | per unit |
| | Temp. sensor 85°C | 01A21h | per unit | NA | NA | per unit | per unit |
| | ADC 2.5-V reference | 01A22h | per unit | NA | NA | per unit | per unit |
| | Temp. sensor 30°C | 01A23h | per unit | NA | NA | per unit | per unit |
| | ADC 2.5-V reference | 01A24h | per unit | NA | NA | per unit | per unit |
| | Temp. sensor 85°C | 01A25h | per unit | NA | NA | per unit | per unit |
| | REF calibration tag | 01A26h | 12h | 12h | 12h | 12h | 12h |
| | REF Calibration length | 01A27h | 06h | 06h | 06h | 06h | 06h |
| | DEE 4 5 1/ reference | 01A28h | per unit |
| REF | REF 1.5-V reference | 01A29h | per unit |
| Calibration | DEE 2.0.1/ reference | 01A2Ah | per unit |
| | REF 2.0-V reference | 01A2Bh | per unit |
| | DEE 0 5 1/ matarian s | 01A2Ch | per unit |
| | REF 2.5-V reference | 01A2Dh | per unit |

www.ti.com

7 Device and Documentation Support

7.1 Getting Started

TI provides all of the hardware platforms and software components and tooling you need to get started today! Not only that, TI has many complementary components to meet your needs. For an overview of the MSP430™ MCU product line, the available development tools and evaluation kits, and advanced development resources, visit the MSP430 Getting Started page.

7.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430F5438A). TI recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS – Experimental device that is not necessarily representative of the electrical specifications for the final device

PMS – Final silicon die that conforms to the electrical specifications for the device but has not completed quality and reliability verification

MSP - Fully qualified production device

Support tool development evolutionary flow:

MSPX - Development-support product that has not yet completed TI's internal qualification testing.

MSP – Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:


"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). Figure 7-1 provides a legend for reading the complete device name for any family member.





| Processor Family MCU Platform | CC = Embedded RF Radio MSP = Mixed-Signal Processor XMS = Experimental Silicon PMS = Prototype Device 430 = MSP430 low-power microcor | straller platform |
|--------------------------------|---|--|
| Device Type | Memory Type | <u>'</u> |
| Device Type | C = ROM F = Flash FR = FRAM G = Flash or FRAM (Value Line) L = No Nonvolatile Memory | Specialized Application AFE = Analog Front End BQ = Contactless Power CG = ROM Medical FE = Flash Energy Meter FG = Flash Medical FW = Flash Electronic Flow Meter |
| Series | 1 = Up to 8 MHz 2 = Up to 16 MHz 3 = Legacy 4 = Up to 16 MHz with LCD | 5 = Up to 25 MHz 6 = Up to 25 MHz with LCD 0 = Low-Voltage Series |
| Feature Set | Various levels of integration within a | a series |
| Optional: A = Revision | N/A | |
| Optional: Temperature Range | S = 0°C to 50°C C = 0°C to 70°C I = -40°C to 85°C T = -40°C to 105°C | |
| Packaging | http://www.ti.com/packaging | |
| Optional: Tape and Reel | T = Small reel R = Large reel No markings = Tube or tray | |
| Optional: Additional Features | -EP = Enhanced Product (–40°C to -HT = Extreme Temperature Parts (-Q1 = Automotive Q100 Qualified | |

Figure 7-1. Device Nomenclature



7.3 Tools and Software

Table 7-1 lists the debug features supported by these microcontrollers. See the *Code Composer Studio* for MSP430 User's Guide for details on the available features.

Table 7-1. Hardware Features

| MSP430 ARCHITECTURE | 4-WIRE JTAG | 2-WIRE JTAG | BREAK- POINTS (N) | RANGE BREAK- POINTS | CLOCK CONTROL | STATE SEQUENCER | TRACE BUFFER | LPMx.5 DEBUGGING SUPPORT |
|------------------------|----------------|----------------|-------------------------|---------------------------|------------------|--------------------|-----------------|--------------------------------|
| MSP430Xv2 | Yes | Yes | 3 | Yes | Yes | No | No | Yes |

Design Kits and Evaluation Modules

- EEPROM Emulation and Sensing With MSP430 FRAM Microcontrollers This TI Design reference design describes an implementation of emulating EEPROM using Ferroelectric Random Access Memory (FRAM) technology on MSP430™ ultra-low-power microcontrollers (MCUs) combined with the additional sensing capabilities that can be enabled when using an MCU. The reference design supports both I2C and SPI interface to a host processor with multiple slave addressing.
- MSP-EXP430FR5739 Experimenter Board The MSP-EXP430FR5739 Experimenter Board is a development platform for the MSP430FR57xx devices. It supports this new generation of MSP430 microcontroller devices with integrated Ferroelectric Random Access Memory (FRAM). The board is compatible with many TI low-power RF wireless evaluation modules such as the CC2520EMK. The Experimenter Board helps designers quickly learn and develop using the new MSP430FR57xx MCUs, which provide the industry's lowest overall power consumption, fast data read /write and unbeatable memory endurance. The MSP-EXP430FR5739 Experimenter Board can help evaluate and drive development for data logging applications, energy harvesting, wireless sensing, automatic metering infrastructure (AMI) and many others.
- MSP-TS430RHA40A 40-pin Target Development Board for MSP430FRxx FRAM MCUs The MSP-TS430RHA40A is a stand-alone 40-pin ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.

Software

- MSP430Ware MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a stand-alone package.
- MSP430FR573x, MSP430FR572x C Code Examples C Code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.
- MSP Driver Library Driver Library's abstracted API keeps you above the bits and bytes of the MSP430 hardware by providing easy-to-use function calls. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.
- MSP EnergyTrace™ Technology EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low-power consumption.



- ULP (Ultra-Low Power) Advisor ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully utilize the unique ultra-low power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to squeeze every last nano amp out of your application. At build time, ULP Advisor will provide notifications and remarks to highlight areas of your code that can be further optimized for lower power.
- IEC60730 Software Package The IEC60730 MSP430 software package was developed to be useful in assisting customers in complying with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use - Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, e-bikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430s to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.
- Fixed-Point Math Library for MSP The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.
- Floating-Point Math Library for MSP430 Continuing to innovate in the low power and low cost microcontroller space, TI brings you MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating point math library of scalar functions brings you up to 26x better performance. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio and IAR IDEs. Read the user's guide for an in depth look at the math library and relevant benchmarks.

Development Tools

- Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers Code Composer Studio is an integrated development environment (IDE) that supports all MSP microcontroller devices. Code Composer Studio comprises a suite of embedded software utilities used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar utilities and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers. When using CCS with an MSP MCU, a unique and powerful set of plugins and embedded software utilities are made available to fully leverage the MSP microcontroller.
- Command-Line Programmer MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) files directly to the MSP microcontroller without an IDE.



- MSP MCU Programmer and Debugger The MSP-FET is a powerful emulation development tool often called a debug probe which allows users to quickly begin application development on MSP low-power microcontrollers (MCU). Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging. The MSP-FET provides a debug communication pathway between a host computer and the target MSP. Furthermore, the MSP-FET also provides a Backchannel UART connection between the computer's USB interface and the MSP UART. This affords the MSP programmer a convenient method for communicating serially between the MSP and a terminal running on the computer. It also supports loading programs (often called firmware) to the MSP target using the BSL (bootloader) through the UART and I²C communication protocols.
- MSP-GANG Production Programmer The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 Flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that allow the user to fully customize the process. The MSP Gang Programmer is provided with an expansion board, called the Gang Splitter, that implements the interconnections between the MSP Gang Programmer and multiple target devices. Eight cables are provided that connect the expansion board to eight target devices (through JTAG or Spy-Bi-Wire connectors). The programming can be done with a PC or as a stand-alone device. A PC-side graphical user interface is also available and is DLL-based.

7.4 Documentation Support

The following documents describe the MSP430FR573x MCUs. Copies of these documents are available on the Internet at www.ti.com.

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (for example, MSP430FR5739). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

Errata

- MSP430FR5739 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5738 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5737 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5736 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5735 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5734 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5733 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5732 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.
- MSP430FR5731 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.



MSP430FR5730 Device Erratasheet Describes the known exceptions to the functional specifications for each silicon revision of this device.

User's Guides

- MSP430FR57xx Family User's Guide Detailed description of all modules and peripherals available in this device family.
- MSP430 Programming With the Bootloader (BSL) The MSP430 bootloader (BSL, formerly known as the bootstrap loader) allows users to communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (flash memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with the bootstrap loader programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP.
- MSP430 Programming With the JTAG Interface This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).
- MSP430 Hardware Tools User's Guide This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

- MSP430 FRAM Technology How To and Best Practices FRAM is a nonvolatile memory technology that behaves similar to SRAM while enabling a whole host of new applications, but also changing the way firmware should be designed. This application report outlines the how to and best practices of using FRAM technology in MSP430 from an embedded software development perspective. It discusses how to implement a memory layout according to application-specific code, constant, data space requirements, the use of FRAM to optimize application energy consumption, and the use of the Memory Protection Unit (MPU) to maximize application robustness by protecting the program code against unintended write accesses.
- MSP430 FRAM Quality and Reliability FRAM is a nonvolatile embedded memory technology and is known for its ability to be ultra-low power while being the most flexible and easy-to-use universal memory solution available today. This application report is intended to give new FRAM users and those migrating from flash-based applications knowledge on how FRAM meets key quality and reliability requirements such as data retention and endurance.
- Maximizing Write Speed on the MSP430™ FRAM Nonvolatile low-power ferroelectric RAM (FRAM) is capable of extremely high-speed write accesses. This application report discusses how to maximize FRAM write speeds specifically in the MSP430FRxx family using simple techniques. The document uses examples from bench tests performed on the MSP430FR5739 device, which can be extended to all MSP430™ FRAM-based devices, and discusses tradeoffs such as CPU clock frequency and block size and how they impact the FRAM write speed.
- MSP430 System-Level ESD Considerations System-Level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs: (1) Component-level ESD testing and system-level ESD testing, their differences and why component-level ESD rating does not ensure system-level robustness. (2) General design guidelines for system-level ESD protection at different levels including enclosures, cables, PCB layout, and on-board ESD protection devices. (3) Introduction to System Efficient ESD Design (SEED), a co-design methodology of on-board and on-chip ESD protection to achieve system-level ESD robustness, with example simulations and test results. A few real-world system-level ESD protection design examples and their results are also discussed.
- MSP430 32-kHz Crystal Oscillators Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-





www.ti.com

low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.



7.5 Related Links

Table 7-2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7-2. Related Links

| PARTS | PRODUCT FOLDER | ORDER NOW | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|--------------|----------------|------------|---------------------|---------------------|---------------------|
| MSP430FR5739 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5738 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5737 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5736 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5735 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5734 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5733 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5732 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5731 | Click here | Click here | Click here | Click here | Click here |
| MSP430FR5730 | Click here | Click here | Click here | Click here | Click here |

7.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.7 Trademarks

MSP430, MSP430Ware, EnergyTrace, ULP Advisor, Code Composer Studio, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

7.8 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.9 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

www.ti.com

7.10 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





4-Dec-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| MSP430FR5730IPW | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5730 | Samples |
| MSP430FR5730IPWR | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5730 | Samples |
| MSP430FR5730IRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5730 | Samples |
| MSP430FR5730IRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5730 | Samples |
| MSP430FR5731IDA | ACTIVE | TSSOP | DA | 38 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5731 | Samples |
| MSP430FR5731IDAR | ACTIVE | TSSOP | DA | 38 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5731 | Samples |
| MSP430FR5731IRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5731 | Sample |
| MSP430FR5731IRHAT | NRND | VQFN | RHA | 40 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5731 | |
| MSP430FR5732IPW | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5732 | Sample |
| MSP430FR5732IPWR | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5732 | Sample |
| MSP430FR5732IRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5732 | Sample |
| MSP430FR5732IRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5732 | Sample |
| MSP430FR5733IDA | ACTIVE | TSSOP | DA | 38 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5733 | Sample |
| MSP430FR5733IDAR | ACTIVE | TSSOP | DA | 38 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5733 | Sample |
| MSP430FR5733IRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5733 | Sample |
| MSP430FR5733IRHAT | ACTIVE | VQFN | RHA | 40 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5733 | Sample |
| MSP430FR5734IPW | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5734 | Sample |





www.ti.com

4-Dec-2017

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|---------------------|--------------|----------------------|---------|
| MSP430FR5734IPWR | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5734 | Samples |
| MSP430FR5734IRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5734 | Samples |
| MSP430FR5735IDA | ACTIVE | TSSOP | DA | 38 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5735 | Samples |
| MSP430FR5735IDAR | ACTIVE | TSSOP | DA | 38 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5735 | Samples |
| MSP430FR5735IRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5735 | Samples |
| MSP430FR5735IRHAT | ACTIVE | VQFN | RHA | 40 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5735 | Samples |
| MSP430FR5736IPW | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5736 | Samples |
| MSP430FR5736IPWR | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5736 | Samples |
| MSP430FR5736IRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5736 | Samples |
| MSP430FR5736IRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5736 | Samples |
| MSP430FR5737IDA | ACTIVE | TSSOP | DA | 38 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5737 | Samples |
| MSP430FR5737IDAR | ACTIVE | TSSOP | DA | 38 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5737 | Samples |
| MSP430FR5737IRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5737 | Samples |
| MSP430FR5737IRHAT | ACTIVE | VQFN | RHA | 40 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5737 | Samples |
| MSP430FR5738IPW | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5738 | Samples |
| MSP430FR5738IPWR | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 430FR5738 | Samples |
| MSP430FR5738IRGER | ACTIVE | VQFN | RGE | 24 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5738 | Samples |
| MSP430FR5738IRGET | ACTIVE | VQFN | RGE | 24 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 430FR 5738 | Samples |



PACKAGE OPTION ADDENDUM

4-Dec-2017

| Orderable Device | Status | Package Type | U | Pins | Package | | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| MSP430FR5738IYQDR | ACTIVE | DSBGA | YQD | 24 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | 430FR5738 | Samples |
| MSP430FR5738IYQDT | ACTIVE | DSBGA | YQD | 24 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | 430FR5738 | Samples |
| MSP430FR5739IDA | ACTIVE | TSSOP | DA | 38 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5739 | Samples |
| MSP430FR5739IDAR | ACTIVE | TSSOP | DA | 38 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430FR5739 | Samples |
| MSP430FR5739IRHAR | ACTIVE | VQFN | RHA | 40 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5739 | Samples |
| MSP430FR5739IRHAT | ACTIVE | VQFN | RHA | 40 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430 FR5739 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

4-Dec-2017

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430FR5739:

■ Enhanced Product: MSP430FR5739-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Dec-2017

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MSP430FR5730IPWR | TSSOP | PW | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR5730IRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5730IRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5731IDAR | TSSOP | DA | 38 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| MSP430FR5731IRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5731IRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5732IPWR | TSSOP | PW | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR5732IRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5732IRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5733IDAR | TSSOP | DA | 38 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| MSP430FR5733IRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5733IRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5734IPWR | TSSOP | PW | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR5734IRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5735IDAR | TSSOP | DA | 38 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| MSP430FR5735IRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5735IRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5736IPWR | TSSOP | PW | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Dec-2017

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MSP430FR5736IRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5736IRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5737IDAR | TSSOP | DA | 38 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| MSP430FR5737IRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5737IRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5738IPWR | TSSOP | PW | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MSP430FR5738IRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5738IRGET | VQFN | RGE | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430FR5738IYQDR | DSBGA | YQD | 24 | 3000 | 180.0 | 8.4 | 2.13 | 2.33 | 0.69 | 4.0 | 8.0 | Q1 |
| MSP430FR5738IYQDT | DSBGA | YQD | 24 | 250 | 180.0 | 8.4 | 2.13 | 2.33 | 0.69 | 4.0 | 8.0 | Q1 |
| MSP430FR5739IDAR | TSSOP | DA | 38 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| MSP430FR5739IRHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| MSP430FR5739IRHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR5730IPWR | TSSOP | PW | 28 | 2000 | 367.0 | 367.0 | 38.0 |
| MSP430FR5730IRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR5730IRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5731IDAR | TSSOP | DA | 38 | 2000 | 367.0 | 367.0 | 45.0 |



PACKAGE MATERIALS INFORMATION

www.ti.com 13-Dec-2017

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR5731IRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| MSP430FR5731IRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5732IPWR | TSSOP | PW | 28 | 2000 | 367.0 | 367.0 | 38.0 |
| MSP430FR5732IRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR5732IRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5733IDAR | TSSOP | DA | 38 | 2000 | 367.0 | 367.0 | 45.0 |
| MSP430FR5733IRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| MSP430FR5733IRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5734IPWR | TSSOP | PW | 28 | 2000 | 367.0 | 367.0 | 38.0 |
| MSP430FR5734IRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR5735IDAR | TSSOP | DA | 38 | 2000 | 367.0 | 367.0 | 45.0 |
| MSP430FR5735IRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| MSP430FR5735IRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5736IPWR | TSSOP | PW | 28 | 2000 | 367.0 | 367.0 | 38.0 |
| MSP430FR5736IRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR5736IRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5737IDAR | TSSOP | DA | 38 | 2000 | 367.0 | 367.0 | 45.0 |
| MSP430FR5737IRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| MSP430FR5737IRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5738IPWR | TSSOP | PW | 28 | 2000 | 367.0 | 367.0 | 38.0 |
| MSP430FR5738IRGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430FR5738IRGET | VQFN | RGE | 24 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430FR5738IYQDR | DSBGA | YQD | 24 | 3000 | 182.0 | 182.0 | 20.0 |
| MSP430FR5738IYQDT | DSBGA | YQD | 24 | 250 | 182.0 | 182.0 | 20.0 |
| MSP430FR5739IDAR | TSSOP | DA | 38 | 2000 | 367.0 | 367.0 | 45.0 |
| MSP430FR5739IRHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| MSP430FR5739IRHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |

DA (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

38 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- ⚠ Falls within JEDEC MO−153, except 30 pin body length.



DA (R-PDSO-G38)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Contact the board fabrication site for recommended soldermask tolerances.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206344-7/AK 08/15

NOTES: A. All linear dimensions are in millimeters



RGE (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



YQD (S-XBGA-N24)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
 - E. Reference Product Data Sheet for array population. 5 x 5 matrix pattern is shown for illustration only.
 - F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-3/X 08/14

NOTES: A. All linear dimensions are in millimeters



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.