Skip to content

Commit

Permalink
arch: arc: typo fixes and comments clean up
Browse files Browse the repository at this point in the history
typo fixes and comments clean up

Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
  • Loading branch information
Wayne Ren authored and andrewboie committed Aug 2, 2019
1 parent a39f5a8 commit 14db558
Showing 1 changed file with 2 additions and 6 deletions.
8 changes: 2 additions & 6 deletions arch/arc/core/isr_wrapper.S
Expand Up @@ -60,10 +60,6 @@ IRQ stack frame layout:
low address
Registers not taken into account in the current implementation.
accl
acch
The context switch code adopts this standard so that it is easier to follow:
- r1 contains _kernel ASAP and is not overwritten over the lifespan of
Expand Down Expand Up @@ -104,7 +100,7 @@ done upfront, and the rest is done when needed:
o RIRQ
All needed regisers to run C code in the ISR are saved automatically
All needed registers to run C code in the ISR are saved automatically
on the outgoing thread's stack: loop, status32, pc, and the caller-
saved GPRs. That stack frame layout is pre-determined. If returning
to a thread, the stack is popped and no registers have to be saved by
Expand Down Expand Up @@ -178,7 +174,7 @@ From FIRQ:
o to any irq
The IRQ has saved the caller-saved registers in a stack frame, which must be
popped, and statu32 and pc loaded in status32_p0 and ilink.
popped, and status32 and pc loaded in status32_p0 and ilink.
From RIRQ:
Expand Down

0 comments on commit 14db558

Please sign in to comment.