Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

boards: arm: fk7b0m1_vbt6: add support to external NOR Flash #68442

Merged

Conversation

CharlesDias
Copy link
Contributor

Updates the DTS file by adding support for Quad SPI and SPI NOR Flash.

This update has been validated via samples/drivers/spi_flash and samples/drivers/flash_shell/.

*** Booting Zephyr OS build zephyr-v3.5.0-4931-ga37bd8e7ba34 ***

spi-nor-flash@0 SPI flash testing
==========================

Perform test on single sector
Test 1: Flash erase
Flash erase succeeded!

Test 2: Flash write
Attempting to write 4 bytes
Data read matches data written. Good!!

Perform test on multiple consequtive sectors
Test 1: Flash erase
Flash erase succeeded!

Test 2: Flash write
Attempting to write 4 bytes at offset 0xff000
Data read matches data written. Good!!
Attempting to write 4 bytes at offset 0x100000
Data read matches data written. Good!!
Flash shell sample[00:00:00.100,000] <inf> flash_stm32_ospi: OSPI flash config is SPI|DUAL|QUAD / STR
[00:00:00.100,000] <inf> flash_stm32_ospi: Read SFDP from octoFlash
[00:00:00.100,000] <inf> flash_stm32_ospi: Read SFDP from octoFlash
*** Booting Zephyr OS build zephyr-v3.5.0-4932-gb3541b2e175e ***
uart:~$ flash page_info qspi-nor-flash@0 0
Page for address 0x0:
start offset: 0x0
size: 4096
index: 0
uart:~$ flash erase qspi-nor-flash@0 0x1000
Erase success.
[00:00:57.477,000] <inf> flash_stm32_ospi: Sector/Block Erase
[00:00:57.477,000] <inf> flash_stm32_ospi: Sector/Block Erase addr 0x1000, asize 0x2000 amode0
uart:~$ flash write qspi-nor-flash@0 0x1000 0x12345678 0x9abcdef0
Write OK.
Verified.
uart:~$ flash read qspi-nor-flash@0 0x1000 0x10
00001000: 78 56 34 12 f0 de bc 9a  ff ff ff ff ff ff ff ff |xV4..... ........|

uart:~$ flash page_info spi-nor-flash@0 0
Page for address 0x0:
start offset: 0x0
size: 65536
index: 0
uart:~$ flash erase spi-nor-flash@0 0x1000
Erase success.
uart:~$ flash write spi-nor-flash@0 0x1000 0x12345678 0x9abcdef0
Write OK.
Verified.
uart:~$ flash read spi-nor-flash@0 0x1000 0x10
00001000: 78 56 34 12 f0 de bc 9a  ff ff ff ff ff ff ff ff |xV4..... ........|

uart:~$ 

@CharlesDias CharlesDias force-pushed the fk7b0m1_vbt6_nor_flash branch 2 times, most recently from 97ae6c9 to 1d93388 Compare February 2, 2024 08:47
@CharlesDias
Copy link
Contributor Author

Dear @kartben,

Could you help me with this PR? Thanks!

@CharlesDias
Copy link
Contributor Author

Solved conflicts.

@benediktibk
Copy link
Collaborator

Looks like nothing covers boards/fanke in the maintainers file. As this board has a STM32 on it I was so free to add the ST people.

Updates the DTS file by adding support for QSPI and SPI NOR Flash.

Signed-off-by: Charles Dias <charlesdias.cd@outlook.com>
@fabiobaltieri fabiobaltieri merged commit 276dc8c into zephyrproject-rtos:main Mar 14, 2024
21 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

5 participants