Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

soc: riscv: nrf54h: fix VPR core dependencies #68918

Merged
merged 1 commit into from
Feb 13, 2024

Conversation

gmarull
Copy link
Member

@gmarull gmarull commented Feb 13, 2024

The actual RISC-V core needs to select RISCV, and specific SoC CPU depend on it.

The actual RISC-V core needs to select RISCV, and specific SoC CPU
depend on it.

Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
@gmarull gmarull added the Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc. label Feb 13, 2024
@gmarull gmarull added the bug The issue is a bug, or the PR is fixing a bug label Feb 13, 2024
@gmarull gmarull added this to the v3.6.0 milestone Feb 13, 2024
@zephyrbot zephyrbot added the area: RISCV RISCV Architecture (32-bit & 64-bit) label Feb 13, 2024
@henrikbrixandersen henrikbrixandersen merged commit f0fe6b8 into zephyrproject-rtos:main Feb 13, 2024
25 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: RISCV RISCV Architecture (32-bit & 64-bit) bug The issue is a bug, or the PR is fixing a bug Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

6 participants