Skip to content
View zhangjialiang-tt's full-sized avatar
Block or Report

Block or report zhangjialiang-tt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. oh oh Public

    Forked from aolofsson/oh

    Silicon proven Verilog library for IC and FPGA designers

    Verilog 1

  2. verilog verilog Public

    Forked from seldridge/verilog

    Repository for basic (and not so basic) Verilog blocks with high re-use potential

    Verilog 1

  3. fusesoc fusesoc Public

    Forked from olofk/fusesoc

    FuseSoC is a package manager and a set of build tools for FPGA/ASIC development

    Python 1

  4. Pyverilog Pyverilog Public

    Forked from PyHDI/Pyverilog

    Python-based Hardware Design Processing Toolkit for Verilog HDL

    Python 1

  5. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components

    Verilog 1

  6. icestorm icestorm Public

    Forked from YosysHQ/icestorm

    Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)

    Python 1