# QM\_XC6SLX16\_SDRAM DB

**USER MANUAL** 





The QMTech® XC6SLX16 SDRAM development board uses Xilinx's Spartan®-6 XC6SLX16-2FTG256C device to demonstrate industry leading connectivity features such as high logic-to-pin ratios, small form-factor packaging, MicroBlaze™ soft processor, 800Mb/s DDR3 support, and a diverse number of supported I/O protocols. Built on 45nm technology, the devices are ideally suited for advanced bridging applications found in automotive infotainment, consumer, and industrial automation.

#### **Table of Contents**

1.	QM_XC6SLX16_SDRAM DB INTRODUCTION				
	1.1	KIT OVERVIEW		3	
	1.2	DAUGHTER BOARD TOP VIEW		3	
2.	EXPE	RIMENT (1): USB TO SERIAL PORT		4	
3.	EXPER	EXPERIMENT (2): VGA DISPLAY			
4.	EXPERIMENT (3): CY7C68013A USB 2.0 SLAVE FIFO1				
5.	REFER	RENCE		17	
c	DEVIC	ION		10	



### 1. QM\_XC6SLX16\_SDRAM DB Introduction

#### 1.1 Kit Overview

QM\_XC6SLX16\_SDRAM Daughter Board provides several user interfaces to meet different customer needs. Below section lists the detailed info of these user interfaces:

- USB to UART Serial Port, by using Silicon Labs' CP2102-GMR chip.
- 24bit(RGB888) VGA display interface, by using Analog Device's ADV7123-KSTZ140 chip;
- High speed USB 2.0 peripheral controller, by using Cypress' CY7C68013A-56LTXC chip;
- Reserved CMOS/CCD camera interface, by using 18pin female header;
- Extended 40 pin male header to provide 34 user IOs, which could be used to connect customized modules, e.g. ADC/DAC module, Ethernet module, Audio module;

#### 1.2 Daughter Board Top View

Below figure shows the daughter board of QM\_XC6SLX16\_SDRAM development kit. The daughter board's dimension is 81.28mm x 108.71mm. All the functional chips' power supply is injected from the 64P female connector, detailed connection refer to the hardware schematic.




Figure 1-1. Top View of QM XC6SLX16 SDRAM Daughter Board



# 2. Experiment (1): USB to Serial Port

The CP2102-GMR is a USB 2.0 to serial port bridge chip designed by Silicon Labs. The CP2102-GMR includes a USB 2.0 full-speed function controller, USB transceiver, oscillator, UART and eliminates the need for other external USB components are required for development. Below figure shows the hardware design of CP2102-GMR on the QM\_XC6SLX16\_SDRAM daughter board.





Figure 2-1. CP2102 Hardware Design

Before start to test the CP2102-GMR's USB to UART serial communication function, make sure all the hardware connections of the development kit are correctly connected. Xilinx USB platform cable's VREF, GND, TDI, TMS, TCK, TDO pins shall be connected to QM\_XC6SLX16\_SDRAM core board's JTAG interface. Then power on the development kit with 5V DC power source. Xilinx USB platform cable's indicator LED's color will turn from brown into green. At the same time, the Mini-USB cable shall also be plugged in the board, below figure shows an example hardware setup:





All the test examples are developed in the Xilinx ISE 14.7 environment. Open the CP2102 test project located in this release folder: /Software/Test07-USB\_UART\_CP2102. Below figure shows the example project of uart\_top:




Figure 2-2. CP2102 UART Communication Test Example

In this example project, the default communication parameters are: 9600bps, 8 data bit, No Parity Check, 1 stop bit. If users want to test other communication parameters, change the source code accordingly.

```
📔 uart_rx_path. v🛛 📙 uart_top. v🗵 📙 uart_tx_path. v🗵
                             'timescale lns / lps
                    module uart_rx_path(
                                         input clk i,
                                         input uart rx i
                                         output [7:0] uart_rx_data_o,
                                         output uart rx done,
                                         output baud bps tb
                                                                                                                                          //for simulation

      parameter [12:0] BAUD_DIV
      = 13'd5208;
      //波特率时钟,9600bps,50Mhz/9600=5208

      parameter [12:0] BAUD_DIV_CAP
      13'd2604;
      //波特率时钟中间采样点,50Mhz/9600/2=2604

    13
    14
                           reg [12:0] baud_div=0;
                                                                                                                                                                                                //波特率设置计数器
                           reg baud bps=0;
                                                                                                                                                                                                //波特率启动标志
                          reg bps start=0;
                           always@(posedge clk_i)
                                                                                                                                                                                            //当波特率计数器计数到采样点时,产生采样信号baud bps
                                         if(baud_div==BAUD_DIV_CAP)
  uart_rx_path.vX 🔚 uart_top.vX 🔚 uart_tx_path.vX
                     `timescale lns / lp:
                -module wart tx path (
                                 input clk_i,
                                 input [7:0] uart_tx_data_i,
                                                                                                                                             //发送发送使能信号
                                 input uart_tx_en_i,
                                output uart tx o
                                                                                                                                         //波特率时钟,9600bps,50Mhz/9600=5208,波特率可调
//波特率时钟中间采样点,50Mhz/9600/2=2604,波特率可调
                     parameter BAUD DIV
                      parameter BAUD_DIV = 13'd5208;
parameter BAUD_DIV_CAP = 13'd2604;
                      reg listo Daud Laves, // 数据及这点语 7,189 Carlo 7,189 Car
                                                                                                                                                                                                         //待发送数据寄存器,1bit起始信号+8bit有效信号+1bit结束信号
//发送数据个数计数器
```



After the CP2102 communication test project correctly synthesized, implemented and generated bit file, users could use Xilinx iMPACT tool to program the generated bit file into FPGA. Below image shows the FPGA program status with iMPACT tool.




Figure 2-3. Program the FPGA with iMPACT

The CP2102 example test project's main functionality is performing an UART loopback communication. The FPGA program will send the received UART data back to the PC. Below figure shows user employees some PC based UART test tool to send data to FPGA: <a href="http://www.cmsoft.cn QQ:10865600">http://www.cmsoft.cn QQ:10865600</a>. After a short while the PC UART test tool will receive the same data stream from FPGA, which means the CP2102 loopback test program is running correctly.



Figure 2-4. UART Loopback Test



# 3. Experiment (2): VGA Display

The ADV7123 is a triple high speed, digital-to-analog converter on a single monolithic chip. It consists of three high speed, 10-bit, video DACs with complementary outputs, a standard TTL input interface, and a high impedance, analog output current source. The QM\_XC6SLX16\_SDRAM daughter board provides 24bit(RGB888) VGA display function by using ADV7123-KSTZ140. Below figure shows the hardware design of the ADV7123 chip, the lowest two bits of each color channel are directly connected to GND:




Figure 3-1. ADV7123 Hardware Design

Before start to test the VGA display function, make sure all the hardware connections of the development kit are correctly connected. Xilinx USB platform cable's VREF, GND, TDI, TMS, TCK, TDO pins shall be connected to QM\_XC6SLX16\_SDRAM core board's JTAG interface. Then power on the development kit with 5V DC power source. Xilinx USB platform cable's indicator LED's color will turn from brown into green. At the same time, the VGA cable shall also be plugged in the board, below figure shows an example hardware setup:





All the test examples are developed in the Xilinx ISE 14.7 environment. Open the VGA test project located in this release folder: /Software/Test08-ADV7123. Below figure shows the example project of




Figure 3-2. VGA Display Function Test

In this example project, the default VGA output resolution parameter is 1280x1024@60Hz. If users want to test other display parameters, change the source code accordingly.




Figure 3-3. VGA Display Parameters

After the VGA display test project correctly synthesized, implemented and generated bit file, users could use Xilinx iMPACT tool to program the generated bit file into FPGA. Below image shows the FPGA program status with iMPACT tool.






Figure 3-4. Program FPGA

After the FPGA correctly loaded the VGA\_Test bit file, the VGA monitor will display the color bar output from development kit's VGA port. Below image shows the example color bar pattern.




Figure 3-5. VGA Display Test



# 4. Experiment (3): CY7C68013A USB 2.0 Slave FIFO

Cypress's EZ-USB® FX2LP™ CY7C68013A is a low-power version of the EZ-USB FX2™ (CY7C68013), which is a highly integrated, low-power USB 2.0 microcontroller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a cost-effective solution that provides superior time-to-market advantages with low power to enable bus-powered applications. The QM\_XC6SLX16\_SDRAM daughter board provides slave FIFO interface by using CY7C68013A. Below figure shows the hardware design of the CY7C68013A chip:




Figure 4-1. CY7C68013A-56LTXC Hardware Design

Before start to test the USB slave FIFO function, make sure all the hardware connections of the development kit are correctly connected. Xilinx USB platform cable's VREF, GND, TDI, TMS, TCK, TDO pins shall be connected to QM\_XC6SLX16\_SDRAM core board's JTAG interface. Then power on the development kit with 5V DC power source. Xilinx USB platform cable's indicator LED's color will turn from brown into green. At the same time, the Mini-USB cable shall also be plugged in the board, below figure shows an example hardware setup:






Figure 4-2. Hardware Connections

Users also need to install the PC based USB driver and test software provided by Cypress. These driver and test suite could be retrieved by installing the **CySuiteUSB\_3\_4\_7\_B204.exe**. KeilC51V9.00 is also suggested to be installed to compile the CY7C68013A firmware. All of those software packages could be found in the Release folder: /Software/Test09-CY7C68013\_USB\_2.0\_HS.




Figure 4-3. USB 2.0 Test Software Package

The windows device manager will inform users to install USB driver, after the Mini-USB cable connected to the PC's USB host connector. The CY7C68013A USB driver could be found in below folder: cy3684kit\_RC8-> Drivers->Win7->x86. The cy3684kit\_RC8.iso could be downloaded from Cypress official site.





Figure 4-4. CY7C68013 USB Driver

After the CY7C68013 USB driver is correctly installed, the device manager will display the enumerated USB device: "Cypress FX2LP No EEPROM Device".





Figure 4-5. Cypress FX2LP No EEPROM Device

Use ISE 14.7to open the Slave FIFO test project located in Release folder: /Software/Test09-CY7C68013 \_USB\_ 2.0\_HS/Test09-FPGA\_SLAVE\_FIFO. Below figure shows the example project of USB\_FPGA:





After the Slave FIFO test project correctly synthesized, implemented and generated bit file, users could use Xilinx iMPACT tool to program the generated bit file into FPGA. Below image shows the FPGA program status with iMPACT tool.




Figure 4-6. FPGA Program

Then, users need to download Slave FIFO firmware into CY7C68013A's internal RAM or external EEPROM. First step: Windows Start->Cypress->Cypress Suite USB 3.4.7->CyConsole:




Figure 4-7. Open CyConsole Software




😙 Cypress USB Console File Options Help EZ-USB Interface X A C # Show EZ VI on Startup Select Verbose Output USB. Name in Windows Device Mgr (from .inf) Device Properties | Control Endpt Xfers | Other Endpt Xfers | Misc. | VendorID . . . . . 0x0484 Class.....OxFF ProductID ..... 0x8613 Subclass... 0xFF Manufacturer . . . Protocol.. 0xFF Product . . . . . bcdDevice 0xA001 Serial Number . Device Configurations (1) Value Attributes Max Power 0x01 0x80 0x32 (100 mA) Configuration Interfaces (4) Intfc Alt Setting Class Subclass Protocol 0xFF (Vendor) 0xFF (Vendor) 0xFF (Vendor) Max Pkt Size Address Attributes Interval

Click menu Options, select EZ-USB Interface:

Figure 4-8, Choose EZ-USB Interface

The EZ-USB Interface displays the Device information: Cypress FX2LP No EEPROM Device:





Click **Download** button and select **Slave.hex**. The Slave.hex is located in Release folder: \software\ Test09-CY7C68013\_USB\_FIRMWARE\USB\_SLAVE\_FIFO\USB\_FIRMWARE\slave\_sync. Notice: if users want to download firmware into external EEPROM, click **Lg EEPROM** and select **Slave.iic**.




Figure 4-9. Program Slave.hex

After the Slave FIFO firmware successfully downloaded, the EZ-USB Interface will display new enumerated device: **QinMou-X16**. And then users could send 512 bytes of hex value 0x55 into USB **Endpoint 2 OUT** by clicking **Bulk Trans** button:




Figure 4-10. New QinMou-X16 Device and Send Test Data



Then, change the **Pipe** selection into **Endpoint 6 IN**. After click the **Bulk Trans** button, the log window will display all the received data from USB Endpoint 6 IN. From below image, users could see all the 512 bytes of hex value 0x55 are correctly read back from Slave FIFO.




Figure 4-11. Receive Test Data



#### Reference 5.

- [1] ug380-Configuration.pdf[2] ug385-Package.pdf[3] ug394-Power Managment.pdf
- [4] M25P80.pdf
- [5] LPC-Link-II\_Rev\_C.pdf [6] xc6slx16-ddr3-v02.pdf





# 6. Revision

Doc. Rev.	Date	Comments
0.1	11/07/2017	Initial Version.
1.0	11/18/2017	V1.0 Formal Release.



