

Computer Aided Digital System Design Project No.1

Design a rising-edge and synchronous reset 8 bit universal counter with the following modes:

- 0: register (parallel load)
- 1: logical right shift
- 2: logical left shift
- 3: arith right shift
- 4: circular right shift
- 5: circular left shift
- 6: up count
- 7: down count