CMP N 301 Spring 2021



Architecture Project

Objective

To design and implement a simple 5-stage pipelined processor, <u>von Neumann or Harvard</u>. The design should conform to the ISA specification described in the following sections.

Introduction

The processor in this project has a RISC-like instruction set architecture. There are eight 4-byte general purpose registers; R₀, till R7. Another two general purpose registers, One works as a program counter (PC). And the other, works as a stack pointer (SP); and hence; points to the top of the stack. The initial value of SP is (2^20-2). The memory address space is 1 MB of 16-bit width and is word addressable. (N.B. word = 2 bytes). You are allowed to make the data bus 32 bits to access two consecutive words.

When an interrupt occurs, the processor finishes the currently fetched instructions (instructions that have already entered the pipeline), then the address of the next instruction (in PC) is saved on top of the stack, and PC is loaded from address 1 of the memory. To return from an interrupt, an RTI instruction loads the PC from the top of stack, and the flow of the program resumes from the instruction after the interrupted instruction. **Take care of corner cases like Branching.**

ISA Specifications

A) Registers

R[0:7]<31:0> ; Eight 32-bit general purpose registers

PC<31:0>; 32-bit program counter SP<31:0>; 32-bit stack pointer

CCR<2:0> ; condition code register

Z<0>:=CCR<0>; zero flag, change after arithmetic, logical, or shift operations N<0>:=CCR<1>; negative flag, change after arithmetic, logical, or shift operations

C<0>:=CCR<2>; carry flag, change after arithmetic or shift operations.

B) Input-Output

IN.PORT<31:0> ; 32-bit data input port OUT.PORT<31:0> ; 32-bit data output port

INTR.IN<0>; a single, non-maskable interrupt

RESET.IN<0>; reset signal

Rsrc ; 1st operand register

Rdst ; 2nd operand register and result register field

Offset; Address offset (16 bit)

Imm ; Immediate Value 5 bits for shifting and 16 bits otherwise

Take Care that Some instructions will Occupy more than one memory location

Mnemonic	Function	Grade
	One Operand	
NOP	$PC \leftarrow PC + 1$	
SETC	C ←1	
CLRC	C ←0	
NOT Rdst	NOT value stored in register Rdst	
	$R[Rdst] \leftarrow 1$'s Complement($R[Rdst]$);	
	If (1's Complement(R[Rdst]) = 0): $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If (1's Complement(R[Rdst]) < 0): $N \leftarrow 1$; else: $N \leftarrow 0$	
	Increment value stored in Rdst	
INC Rdst	$R[Rdst] \leftarrow R[Rdst] + 1;$	4 Marks
INC Rust	If $((R[Rdst] + 1) = 0)$: $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If $((R[Rdst] + 1) < 0)$: $N \leftarrow 1$; else: $N \leftarrow 0$	
	Decrement value stored in Rdst	
DEC Date	$R[Rdst] \leftarrow R[Rdst] - 1;$	
DEC Rdst	If $((R[Rdst] - 1) = 0): Z \leftarrow 1; else: Z \leftarrow 0;$	
	If $((R[Rdst] - 1) < 0)$: N $\leftarrow 1$; else: N $\leftarrow 0$	
OUT Rdst	$OUT.PORT \leftarrow R[Rdst]$	
IN Rdst	R[Rdst] ←IN.PORT	
	Two Operands	
MOV Rsrc, Rdst	Move value from register Rsrc to register Rdst	
	Add the values stored in registers Rsrc, Rdst	
ADD Rsrc, Rdst	and store the result in Rdst and updates carry	
	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$ Add the values stored in registers Rdst to Immediate Value	
	and store the result in Rdst and updates carry	
IADD Rdst,Imm	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
	Subtract the values stored in registers Rsrc, Rdst	
CLUD D D1.	and store the result in Rdst and updates carry	4 Marks
SUB Rsrc, Rdst	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
	AND the values stored in registers Rsrc, Rdst	
AND Rsrc, Rdst	and store the result in Rdst	
TH (B) Tisle, Itast	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
	OR the values stored in registers Rsrc, Rdst and store the result in Rdst	
OR Rsrc, Rdst	If the result =0 then $Z \leftarrow 1$; else: $Z \leftarrow 0$;	
	If the result <0 then $N \leftarrow 1$; else: $N \leftarrow 0$	
CIII D.1 (I	Shift left Rsrc by #Imm bits and store result in same register	
SHL Rdst, Imm	Don't forget to update carry	
SHR Rdst, Imm	Shift right Rsrc by #Imm bits and store result in same register	
2222 2330, 111111	Don't forget to update carry	

	Mamany On anations	
PUSH Rdst	Memory Operations X[SP] ← R[Rdst]; SP-=2	
POP Rdst	$SP+=2; R[Rdst] \leftarrow X[SP];$	
1 Of Rust	Load immediate value (16 bit) to register Rdst	
LDM Rdst, Imm	R[Rdst] ← Imm<15:0>	
LDD Rdst, offset(Rsrc)	Load value from memory address Rsrc + offset to register Rdst	4 Marks
	$R[Rdst] \leftarrow M[R[Rsrc] + offset];$	
STD Rsrc1,	Store value that is in register Rsrc1 to memory location Rsrc2 + offset	
offset(Rsrc2)	$M[R[Rsrc2] + offset] \leftarrow R[Rsrc1];$	
	Branch and Change of Control Operations	
JZ Rdst	Jump if zero	
	If $(Z=1)$: PC \leftarrow R[Rdst]; $(Z=0)$	
JN Rdst	Jump if negative	
orv rast	If (N=1): PC ←R[Rdst]; (N=0)	
JC Rdst	Jump if negative If $(C=1)$: $PC \leftarrow R[Rdst]$; $(C=0)$	2.5 Monks
JMP Rdst	Jump	3.5 Marks
	PC ←R[Rdst]	
CALL Rdst	$(X[SP] \leftarrow PC + 1; sp=2; PC \leftarrow R[Rdst])$	
RET	$sp+=2, PC \leftarrow X[SP]$	
RTI	$sp+=2; PC \leftarrow X[SP]; Flags restored$	

	Input Signals	Grade
Reset	$PC \leftarrow M[0]$ //memory location of zero	0.5 Mark
Interrupt	X[Sp]←PC; sp2;PC ← M[1]; Flags preserved	1 Mark

Phase1 Requirement: Report Containing:

- Instruction format of your design
 - Opcode of each instruction
 - Instruction bits details
- Schematic diagram of the processor with data flow details. (Including Branching even if you are not planning to implement it).
 - ALU / Registers / Memory Blocks
 - Dataflow Interconnections between Blocks & its sizes
 - Control Unit detailed design
- Pipeline stages design
 - Pipeline registers details (Size, Input, Connection, ...)
 - Pipeline hazards and your solution including
 - i. Data Forwarding
 - ii. Static Branch Prediction

Phase2 Requirement

- Implement and integrate your architecture
 - VHDL Implementation of each component of the processor
 - VHDL file that integrates the different components in a single module
- Simulation Test code that reads a program file and executes it on the processor.
 - Setup the simulation wave
 - Load Memory File & Run the test program
- Assembler code that converts assembly program (Text File) into machine code according to your design (Memory File)
- Report that contains any design changes after phase1
- Report that contains pipeline hazards considered and how your design solves it.

Project Testing

- You will be given different test programs. You are required to compile and load it onto the RAM and **reset** your processor to start executing from the memory location written in address 0000h (PC = M[0] not 0). Each program would test some instructions (you should notify the TA if you haven't implemented or have logical errors concerning some of the instruction set).
- You MUST prepare a waveform using do files with the main signals showing that your processor is working correctly (R0-R7, PC,SP,Flags,CLK,Reset,Interrupt, IN.port,Out.port).

Evaluation Criteria

- Each project will be evaluated according to the number of instructions that are implemented, and Pipelining hazards handled in the design. Table 2 shows the evaluation criteria in detail.
- Failing to implement a working processor will nullify your project grade. <u>No credits will be</u> given to individual modules or a non-working processor.
- Unnecessary latching or very poor understanding of underlying hardware will be penalized.
- Individual Members of the same team can have different grades, you can get a zero grade if you didn't work while the rest of the team can get fullmark, Make sure you balance your Work distribution.

Table 2: Evaluation Criteria

Marks	Instructions without Branching	Stated above (12.5 marks)
Distribution	Handling Hazard	2.5 marks
Bonus Marks	Branching Instructions with control hazards	Bonus that can replace a quiz grade
	2-bit dynamic branch prediction with address calculation in fetch	2 mark bonus

Team Members

• Each team shall consist of a maximum of four members

Phase 1 Due Date

- Delivery a softcopy on blackboard.
- Week 9, Sunday 16th of May 2021 at 9 am. The discussion time will be announced prior to the delivery.

Project Due Date

- Delivery a softcopy on blackboard.
- Week 13, Wednesday 16th of June 2021 at 8 am. The discussion time will be announced prior to the delivery.

General Advice

- 1. Compile your design on regular bases (after each modification) so that you can figure out new errors early. Accumulated errors are harder to track.
- 2. Start by finishing a working processor that does all one operands only. Integrating early will help you find a lot of errors. You can then add each type of instructions and integrate them into the working processor.
- 3. Use the engineering sense to back trace the error source.
- 4. As much as you can, don't ignore warnings.
- 5. Read the transcript window messages in Modelsim carefully.
- 6. After each major step, and if you have a working processor, save the design before you modify it (use a versioning tool if you can as git & svn).
- 7. Always save the ram files to easily export and import them.
- 8. Start early and give yourself enough time for testing.
- 9. Integrate your components incrementally (i.e: Integrate the RAM with the Registers, then integrate with them the ALU ...).
- 10. Use coding conventions to know each signal functionality easily.
- 11. Try to simulate your control signals sequence for an instruction (i.e. Add) to know if your timing design is correct.
- 12. There is no problem in changing the design after phase1, but justify your changes.
- 13. Always reset all components at the start of the simulation.
- 14. Don't leave any input signal float "U", set it with 0 or 1.
- 15. Remember that your VHDL code is a HW system (logic gates, Flipflops and wires).
- 16. Use Do files instead of re-forcing all inputs each time.