Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
Alu.v		Alu.v
AluCtr.v		AluCtr.v
Ctr.v		Ctr.v
ForwardCtr.v		ForwardCtr.v
HazardCtr.v		HazardCtr.v
MIPS五级流水实验报告.pdf		MIPS五级流水实验报告.pdf
Mux_3to1_32bits.v		Mux_3to1_32bits.v
README.md		README.md
data_memory.v		data_memory.v
inst_memory.v		inst_memory.v
register.v		register.v
signext.v		signext.v
test_for_top.v		test_for_top.v
top.v		top.v

Repository files navigation

pipeline

The final project for The Design and Organization of The Computer

About

a project from organization of computer

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%