Single Instruction Format Processor https://hackaday.io/project/173996-sifp-single-instruction-format-processor All instructions are 16-bit, and follow the same format below 15..12 5..3 11..9 8..6 2..0 Ρ Α Х Octal values Accumulato Index register Index register Stack pointer For A, X,Y,S Program counter NOP NOA NOX NOY NOS (default) XOR CPX CPY CPS M[IMM] 1 (p++)-Z cz CZ cz **BRANCH** SLC INX INY M[POP] 2 (p += m[p])Cz (M[S+]) CZ SRC DEY JUMP DEX M[PUSH] 3 (p = m[p])CZ Cz (M[-S]) CZ CZ LDP LDA LDX LDY LDS 4 (p = data)-Z -Z -Z STP4 ADC ADX ADY ADS 5 (data = p +CZ CZ CZ CZ 4) P4 STP2 AND M[X] M[Y] M[S] 6 (data = p +-Z 2) STP STA STX STY STS (data = p)BAC Notes: (p += (ac ?)Registers A, X, Y, S have own independent Carry and Zero flags, which can be m[p]:1)) tested using B?C and B?Z branch instructions BAZ 8 flags are stored in F register, which can only be stored as stack push or loaded (p += (az ?as stack pop m[p]:1)) Any of these operations generates VMA (valid memory address). If more than **BXC** one are in same instruction, values are ADDed. (p += (xc ?)Any of these operations generates RnW low (write to memory), if VMA is also m[p]:1)) true (STPx allows storing program counter with small offset). If more than one BXZ are in same instructions, values are OR'd. (p += (xz ?Any of these operations loads from internal data bus (which is also has external

Instruction

field: Target

register:

(default)

1

2

3

4

5

6

7

8

9

Α

В

С

D

Ε

F

m[p]:1)

(p += (yc ?

m[p]:1))

BYC

BYZ (p += (yz ? m[p] : 1))

BSC (p += (sc? m[p]: 1))

BSZ (p += (sz? m[p]:1))

- memory bus as one input)Internal operations, no data/address bus interaction
- Each instruction is a vector of 5 values (one per register), for example: "STA, INX, M[PUSH];" pushes A to stack while incrementing X