

### Single Instruction Format Processor

<https://hackaday.io/project/173996-sifp-single-instruction-format-processor>

All instructions are 16-bit, and follow the same format below

Instruction field:	15..12	11..9	8..6	5..3	2..0	
Target register:	P Program counter	A Accumulator	X Index register X	Y Index register Y	S Stack pointer	Octal values For A, X, Y, S
0	<b>NOP</b>	<b>NOA</b> --	<b>NOX</b> --	<b>NOY</b> --	<b>NOS</b> --	0
1	<b>LDP</b>	<b>LDA</b> -Z	<b>CPX</b> CZ	<b>CPY</b> CZ	<b>CPS</b> CZ	1
2	<b>ADP</b>	<b>XOR</b> -Z	<b>INX</b> CZ	<b>INY</b> CZ	<b>M[S++]</b> CZ	2
3	<b>P2</b>	<b>SLC</b> CZ	<b>DEX</b> CZ	<b>DEY</b> CZ	<b>M[--S]</b> CZ	3
4	<b>P3</b>	<b>SRC</b> CZ	<b>LDX</b> -Z	<b>LDY</b> -Z	<b>LDS</b> -Z	4
5	<b>P4</b>	<b>ADC</b> CZ	<b>ADX</b> CZ	<b>ADY</b> CZ	<b>ADS</b> CZ	5
6	<b>P0</b>	<b>AND</b> -Z	<b>M[X]</b> --	<b>M[Y]</b> --	<b>M[S]</b> --	6
7	<b>M[P++]</b>	<b>STA</b> --	<b>STX</b> --	<b>STY</b> --	<b>STS</b> --	7
8	<b>BAC</b>	<b>Notes:</b> <ul style="list-style-type: none"> <li>Registers A, X, Y, S have own independent Carry and Zero flags, which can be tested using B?C and B?Z branch instructions</li> <li>8 flags are stored in F register, which can only be stored as stack push or loaded as stack pop</li> <li>Any of these operations generates VMA (valid memory address)</li> <li>Any of these operations generates RnW low (write to memory), if VMA is also true (Px allows storing program counter with small offset)</li> <li>Any of these operations loads from internal data bus (which is also has external memory bus as one input)</li> <li>Internal operations, no data/address bus interaction</li> </ul>				
9	<b>BAZ</b>					
A	<b>BXC</b>					
B	<b>BXZ</b>					
C	<b>BYC</b>					
D	<b>BYZ</b>					
E	<b>BSC</b>					
F	<b>BSZ</b>					