

LOGIC GATES

Important terms in physics

positive, negative, voltage (potential difference), current, conductor, insulator, ground, switch


Semiconductors and Doping

semiconductor (pure silicon) does not conduct electricity

\Rightarrow introduce impurities to increase number of ^{free} charge carriers


n-type

adding phosphorus / arsenic ^{which} has 5 outermost shell electrons
so the extra electron is free to move



p-type

adding boron which has 3 electrons in outermost shell so an electron is missing,



Both are neutral (no extra charge) all covalent bonds

Putting p and n together, free electrons in n fill up holes in p

\Rightarrow current called diffusion current

p-n Junction

Thin layer called depletion layer formed at boundaries of p-n.

\hookrightarrow electric field and causes electrons to flow back to original position

↳ drift current

At rest, both currents in equilibrium

Diffusion Current P-type n-type
 $e^- \rightarrow e^-$

$e^- \rightarrow e^-$

p-type n-type
 $\uparrow \uparrow$

Drift Current n-type
 $\uparrow \uparrow$

n-type
 $\leftarrow \leftarrow$


(direction of current)

Forward Bias

positive on p-type and negative on n-type

depletion layer becomes narrower

⇒ increase diffusion current




Reverse Bias


positive on n-type and negative on p-type

depletion layer becomes wider

⇒ little to no current passes through



MOSFET



positive charge on gate attracts electrons

electrons form an n-type channel

current can flow from source to drain

nMOS

vs


pMOS

pnp is a closed switch when voltage is logic-zero

* Metal Oxide
Semiconductor Field
Effect Transistor


npn conducts
when positive applied
to gate

transistors



value in gate high

A and B are connected



value in gate low, A and B are disconnected

CMOS

Complementary MOSFET \Rightarrow either logic-0 or logic-1, never both, never neither



TRUTH TABLE

SYMBOL

CIRCUIT



AND

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1





OR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1





NOT

A	Y
0	1
1	0





XOR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0





NAND

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




NOR

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



Buffer

A	Y
0	0
1	1




Using NAND gate to build other gates

(A NAND B) NAND (A NAND B)

AND


0	1	0	0	0	1	0
0	1	1	0	0	1	1
1	1	0	0	1	1	0
1	0	1	1	1	0	1



(A NAND (ANANDB)) NAND (B NAND(A NAND B))

XOR


0	1	0	1	0	0	0	1	0
0	1	0	1	1	1	1	0	1
1	0	1	1	0	1	0	1	1
1	1	1	0	1	0	1	1	0



NOT


A NAND A

0	1	0
1	0	1




OR $(A \text{ NAND } A) \text{ NAND } (B \text{ NAND } B)$

0	1	0	0	0	1	0
0	1	0	1	1	0	1
1	0	1	1	0	1	0
1	0	1	1	1	0	1



NOR




14/01/2020


BUILDING CIRCUITS

NOTATIONS

Transistors




NPN transistor



V_{cc} ; high

But Boolean Logic

PNP transistor



ground; low

AND: $A \cdot B \cdot C / ABC / A^* B^* C \approx A \wedge B \wedge C$

OR: $A + B + C \approx A \vee B \vee C$

NOT: $\neg A / \sim A / \bar{A} / A' / \neg A$

XOR: $A \oplus B$

CREATING COMPLEX LOGIC

1. Create truth tables

2. Express as Boolean expression

3. Convert to gates

MAXTERMS

an OR expression with every input present in true or complemented form
 rows of output that which output is 0
 expressed as M_0, M_1, \dots, M_x

e.g. given 4 inputs (A, B, C, D), $A + B + \bar{C} + D$

from $M_0(A+B+C+D)$ to $M_{15}(\bar{A}+\bar{B}+\bar{C}+\bar{D})$

M_0 is A or B or C or D $\Rightarrow M_0 = 0 \Leftrightarrow A = B = C = D = 0$ (row 0) and 1 elsewhere

MINTERMS

an AND expression with every input present in true or complemented form
 rows of which output is 1

expressed as m_0, m_1, \dots, m_x

e.g. given 3 inputs (A, B, C), $A \cdot \bar{B} \cdot C$

from $m_0(\bar{A} \cdot \bar{B} \cdot \bar{C})$ to $m_7(A \cdot B \cdot C)$

m_0 is \bar{A} and \bar{B} and \bar{C} $\Rightarrow m_0 = 1 \Leftrightarrow A = B = C = 0$ (row 0) and 0 elsewhere

nice thing about minterm:

$m_4 \Rightarrow A \cdot \bar{B} \cdot \bar{C}$

(maxterms can be done using

1 0 0 \leftarrow which is 4 in binary negation of minterm)

SUM-OF-MINTERMS (SOM)

combined high outputs = union of these minterms

e.g. $m_2 + m_6 + m_7 + m_{10}$ tells us where the 1s are

AKA Sum-of-Products

PRODUCT-OF-MAXTERMS (POM)

combined low outputs = intersection of these maxterms


e.g. $M_3 \cdot M_5 \cdot M_7 \cdot M_{10} \cdot M_{14}$ tells us where the 0s are

AKA Product-of-Sums

Converting SOM to gates

find which rows the minterms correspond to in truth table
 & AND for each row and OR the outputs

$$\begin{aligned} & m_0 + m_1 + m_2 + m_3 \\ & = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC \Rightarrow \end{aligned}$$



BOOLEAN ALGEBRA

Axioms

$$0 \cdot 0 = 0$$

$$0 \cdot 1 = 1 \cdot 0 = 0$$

$$1 \cdot 1 = 1$$

$$\text{if } x = 1, \bar{x} = 0$$

Furthermore

$$x \cdot 0 = 0$$

$$x + 1 = 1$$

$$* x \cdot 1 = x$$

$$* x + 0 = x$$

$$x \cdot x = x$$

$$x + x = x$$

$$x \cdot \bar{x} = 0$$

$$x + \bar{x} = 1$$

$$\bar{\bar{x}} = x$$

Absorption Law

$$x \cdot (x + y) = x \quad x + (x \cdot y) = x$$

De Morgan's Law

$$\bar{x} \cdot \bar{y} = \overline{x+y} \quad \bar{x} + \bar{y} = \overline{x \cdot y}$$

Converting to NAND gates

Because of De Morgan's Law,

Sum-Of-Products circuit can be converted into equivalent NAND gates

GATE COST

$$G \rightarrow \text{cost of gate} * \# \text{ of gates}$$

$$GN \rightarrow \text{cost } G + \text{cost of not gate} + \# \text{ of not gates}$$

Commutative Law

$$x \cdot y = y \cdot x \quad x + y = y + x$$

Associative Law

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z \quad x + (y + z) = (x + y) + z$$

Distributive


$$x \cdot (y + z) = x \cdot y + x \cdot z \quad x + (y \cdot z) = (x + y) \cdot (x + z)$$

Simplification Law

$$x + (\bar{x} \cdot y) = x + y \quad x \cdot (\bar{x} + y) = x \cdot y$$

Consensus Law

$$x \cdot y + \bar{x} \cdot z + y \cdot z = x \cdot y + \bar{x} \cdot z$$



KARNAUGH MAPS / K-MAPS

2D grid of minterms where adjacent minterm locations in grid differ by a single literal
 Values on grid are output for that minterm

	$\bar{B} \cdot \bar{C}$	$\bar{B}C$	$B\bar{C}$	$B \cdot C$
\bar{A}	0	0	1	0
A	1	0	1	1

Simplifying boolean expression using k-maps

draw boxes to cover all the 1s (as few as possible)

- must be rectangles, \square or \square or \square
- size ~~for~~ must be powers of 2
- may overlap
- may wrap across edges of map

within the box, create boolean expression using ~~and~~ common inputs

$$\text{e.g. } \square = B \cdot C \quad \square = A \cdot \bar{C} \Rightarrow Y = B \cdot C + A \cdot \bar{C}$$

MAX-TERM CASE

	$B+C$	$B+\bar{C}$	$\bar{B}+\bar{C}$	$\bar{B}+C$
A	M_0	M_1	M_3	M_2
\bar{A}	M_4	M_5	M_7	M_6

group zeros instead of ones

BUILDING DEVICES

21/01/2020

K-maps might not be able to simplify expressions sometimes

e.g. 3-input XOR Gates

COMBINATIONAL CIRCUITS


- outputs strictly rely on inputs

MUXES (MULTIPLEXERS)

S - select input


X and Y - data inputs

Output = X if S is 0
Y if S is 1



$$M = Y \cdot S + X \cdot \bar{S}$$

	$\bar{Y} \cdot \bar{S}$	$\bar{Y} \cdot S$	$Y \cdot S$	$Y \cdot \bar{S}$
\bar{X}	0	0	1	0
X	1	0	1	1




using NAND

DECODERS

binary translator

provides a mapping from a binary number to another encoding


Demultiplexers



the selected output would be

M,

like mux, but reverse



7-segment decoder

- translate 4-digit binary number to

seven segments of a digital display

- create boolean logic for each

output segment to


* Active-low - turns on when wire 1 output is low

e.g. HEX0

	$\bar{X}_1 \cdot \bar{X}_0$	$\bar{X}_1 \cdot X_0$	$X_1 \cdot \bar{X}_0$	$X_1 \cdot \bar{X}_0$	$x = \text{don't care}$	$\Rightarrow \text{HEX0} = \bar{X}_3 \cdot \bar{X}_2 \cdot \bar{X}_1 \cdot X_0$
$\bar{X}_3 \cdot \bar{X}_2$	0	1	0	0	(value can be	$+ X_2 \cdot \bar{X}_1 \cdot \bar{X}_0$
$\bar{X}_3 \cdot X_2$	1	0	0	0	1 or 0 depending	
$X_3 \cdot X_2$	X	X	X	X	if what helps to	
$X_3 \cdot \bar{X}_2$	0	0	X	X	simplify the circuit)	

X_3
 X_2
 X_1
 X_0

HEX6
HEX5
HEX4
HEX3
HEX2
HEX1
HEX0



ADDERS

- adds 2 digits together
- combined together to create iterative combinational circuits

Unsigned Binary Addition

e.g. $27 + 53$

$$27 = 00011011$$

$$53 = 00110101$$

$$\begin{array}{r}
 00011011 \\
 + 00110101 \\
 \hline
 01010000
 \end{array}$$


side: $1+1=10$
↑
moves to
next digit

$0 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$
 = 64 16 = 80

* problem: with 8 bits, unsigned numbers max 255
adding a sum that exceeds 255 will cause an overflow

Half Adders

X	0	0	1	1
+Y	$\frac{+0}{00}$	$\frac{+1}{01}$	$\frac{+0}{01}$	$\frac{+1}{10}$
CS				




S - sum bit

C - carry bit

X	Y	CS
0	0	00
0	1	01
1	0	01
1	1	10

$10 \rightarrow S = X \oplus Y$



Full Adders


half adder with an extra carry-in bit

when $z=0$, see above; when $z=1$


$$\therefore C = X \cdot Y + X \cdot Z + Y \cdot Z \Leftrightarrow C = X \cdot Y + (X \oplus Y) \cdot Z$$

$$S = X \oplus Y \oplus Z$$

X	0	0	1
+Y	$\frac{+0}{01}$	$\frac{+1}{10}$	$\frac{+1}{11}$
CS			
$\frac{+Z}{Cout}$	$\frac{01}{10}$	$\frac{10}{11}$	



Ripple-Carry Binary Adder



this work just like a unsigned binary addition

SUBTRACTORS

- perform addition on a negative number

negative binary numbers

- Sign-and-magnitude e.g. $-18 = \begin{smallmatrix} -ve \\ 1 \\ 10010 \end{smallmatrix}$

uses a sign bit (to represent $+ve/-ve$)

- Signed (2's complement) e.g. $-18 = \begin{smallmatrix} -ve \\ 101110 \end{smallmatrix}$

most significant bit (MSB) has negative value

1. invert each bit i.e. $1 \rightarrow 0, 0 \rightarrow 1$ (1's complement)

2. +1 to last bit (2's complement)

e.g. $18 = 010010$

$-18 = 101101$

$$\begin{array}{r} +1 \\ \hline 101110 \end{array}$$

- 2^{n-1} numbers are +ve, \leftarrow largest: $0111\cdots 1$

- 2^{n-1} numbers are -ve, \leftarrow most negative: $1000\cdots 0$


- $\frac{1}{2^n}$ number is 0

$\frac{2^n}{2^n}$ values for n -digit binary number

Subtraction Circuit

$X - Y$:


X plus 1's complement of $Y+1$



Addition/Subtraction circuit

$$A \otimes 0 = A$$

$$A \otimes 1 = \neg A$$



$\rightarrow Sub = 0 \Rightarrow \text{addition}$
 $Sub = 1 \Rightarrow \text{subtraction}$

When overflow happens...

would be indicated as an overflow flag in hardware

Subtracting Unsigned Numbers

$X - Y$

1. find 2's complement of $Y (Y')$

2. $X + Y'$

3. if there is end carry (C_{out} is high), $X - Y$ is positive \Rightarrow sign bit of output = 0

4. if no end carry (C_{out} is low), $X - Y$ is negative \Rightarrow 2's complement and sign bit of output = 1

COMPARATORS

Basic (1-bit) comparator

$$A = B : A \cdot B + \bar{A} \cdot \bar{B}$$

$$A > B : A \cdot \bar{B}$$

$$A < B : \bar{A} \cdot B$$

A	B		
1	1		
0	0	comparator	$A = B$
0	1		$A > B$
1	0		$A < B$

gets more complicated with more bits!


\Rightarrow easier to process the result of subtraction

SEQUENTIAL CIRCUITS

28/01/2020



SEQUENTIAL CIRCUITS

- output depends on inputs and previous state of circuit




GATE DELAY / PROPAGATION DELAY


A small length of time it takes for an input change to result in the corresponding output change



Problem:  cannot switch outputs


 switches back and forth (unstable)

LATCHES



$\bar{S}\bar{R}$ latch

\bar{S}	\bar{R}	Q_T	\bar{Q}_T	Q_{T+1}	\bar{Q}_{T+1}
0	0	X	X	1	1
0	1	X	X	1	0
1	0	X	X	0	1
1	1	0	1	0	1
1	1	1	0	1	0



SR latch

S	R	Q_T	\bar{Q}_T	Q_{T+1}	\bar{Q}_{T+1}
0	0	0	1	0	1
0	0	1	0	1	0
0	1	X	X	0	1
1	0	X	X	1	0
1	1	X	X	X	X
1	1	1	0	0	0

S = "set" \bar{R} = "reset"

from $01 \rightarrow 11$ / $10 \rightarrow 11$, value output stored

S = "set" R = "reset"

from $10 \rightarrow 00$ / $01 \rightarrow 00$, ^{output} only stored

* cannot $11 \rightarrow 00$ because of unstable behaviour

↳ 11 forbidden state

* cannot $00 \rightarrow 11$ as during which input changes first (unstable ^{behavior})



↳ 00 forbidden state

Problem: delay in feedback can cause unexpected behaviour

CLOCK SIGNALS

regular pulse signal, high values → output of latch can be sampled.

CLOCKED SR LATCH




Output only changes when clock input is high.


Not matter how S and R change when clock is low, output is not affected

Problem: Q still undetermined when S and R both 1

D LATCH



Q_T	D	Q_{T+1}
0	0	0
0	1	1
1	0	0
1	1	1




Make R and S dependent on only one signal D to avoid forbidden state.

\Rightarrow D sets Q low/high whenever C is high

SR MASTER-SLAVE FLIP-FLOP


flip-flop-latched circuit whose output is triggered with the rising edge or falling edge of clock pulse



works like a
regular latch


follows output of master when
clock is 0

EDGE-TRIGGERED D FLIP-FLOP



negative edge
triggered

when $C=1$, master reads input D, slave ignores any input
when $C=0$, master ignores input D, slave reads input from master



positive-edge triggered flip-flops (end output changes when clock is 1)

OTHER FLIP-FLOPS

T-flip-flop

output changes whenever T is high (toggles)

JK flip-flop

$J=0, K=0 \Rightarrow$ maintain output

$J=0, K=1 \Rightarrow$ set output to 0


$J=1, K=0$, set output to 1

$J=1, K=1$, toggle output

FINITE STATE MACHINES FSM

04/02/2020


shift
load Register



1 bit can be shifted from D_n to D_{n+1} every clock cycle (D flip-flops in series)

same clock

Load Registers





connect each register with a mux to load a bit (so doesn't have to start at 000...0)
→ D flip-flop with enable

Will maintain old value in register until EN is set to high (will be overwritten by load)

Counters

Connect T flip-flops together





every clock cycle the counter increments by one.

But because of gate delay, unreliable for timing (different clock)


Synchronous Counter

slight delay


AND connect all outputs of flip-flop

changes value only when all previous

flip-flops are 1



implementing with parallel load and clear...



State Machines

Sequential circuits uses combinational logic, and past state and current input to determine the output


state diagrams describe transition between states

Finite State Machine

abstract model that shows operations of sequential circuit

Design


1. Draw state diagram
2. Derive state table from state diagram
3. Assign flip-flop configuration to each state
↳ # flip-flops: $\lceil \log_2(\# \text{ states}) \rceil$
4. Redraw state table with flip-flop values
5. Derive combinational circuit for output and for each flip-flop input




Moore machine

output only depend on current output depend on state and input state



state



Mealy machine



- chance of transparent circuit




When assigning states, beware of situations where two more input value has to be change when transitioning to another state.


Chance of changing output when one of the many inputs changes first

PROCESSORS

23/02/2020



Arithmetic Logic Unit



Performs arithmetic operations (+, -, *, /) and logical operations (AND, OR, NOT)

inputs

A, B : values to perform operations on

S_2 : arithmetic or logic

S_1 : what input to feed in

S_0 :

C_{in} : carry-in

S_1, S_0 selection $G = A + Y$

outputs

V : overflow condition

C : carry-out bit

N : negative indicator (signed bit)

Z : zero-condition indicator (result is zero)

OPERATION

$C_{in} = 0$

* $G = A$ (transfer)

* $G = A + B$ (add)

$G = A + \bar{B}$

* $G = A - 1$ (decrement)

$C_{in} = 1$

Transfer * $G = A + 1$ (increment)


$G = A + B + 1$

$G = A + \bar{B} + 1$ * (subtract)

$G = A$ (transfer)

S_2 selects output

$S_0, 1$ select operation



Binary Multiplication

e.g.

$$\begin{array}{r}
 & 101 \\
 \times & 110 \\
 \hline
 & 101 \\
 & 101 \\
 \hline
 & 11110
 \end{array}$$

Look at the digits on the lower one starting from the least significant bit. If 0 then put zeros on that line; if 1 copy the top number with least significant bit aligned with the bit you are working on. Move on to the next bit

if directly implement adders in circuit, need $O(N^2)$ adders
Accumulator Circuits


have register to shift the bits

Sign Extension

adding most significant bit to the right extends the number while keeping its original value

$$0101 \rightarrow 0000\ 0101$$

(5)



Booth's Algorithm

go through digits from $n-1$ to 0

if $d[i] = 0$ and $d[i-1] = 1$, the multiplicand is added to result at position i.

if $d[i] = 1$ and $d[i-1] = 0$, the multiplicand is subtracted from result at position i.

$$\begin{array}{r}
 01010010 \rightarrow B \\
 \times 00011110 \rightarrow A \\
 \hline
 01010010 \quad \text{add B} \quad \text{subtract B} \\
 \hline
 \text{sign extension} \quad 111110101110 \quad \text{l's complement} \\
 \hline
 0100110011100
 \end{array}$$

1. Let the two multiplicands as A and B and result be P

2. Add an extra zero bit to the right-most side of A

3. Repeat for each bit in A (except the extra zero):

a. if $b_1 = b_0$ do nothing

b. if b_1 then add B to highest bits of P, if 10 then subtract B from highest bits

c. perform one-digit arithmetic right-shift on P and A

4. P is the product of A and B

DATA PATH Vs CONTROL


Data Datapath: where all data computations take place

Control Unit: decides actions that take place in the datapath

- is a finite state machine

- outputs datapath control signals

e.g. mux outputs / ALU inputs, ALU operation select, when to load registers




STORAGE AND CONTROL UNIT

25/02/2020

Register: few but fast memory units (read and write / for computation)

Main memory: larger grid of slower memory cells (store main information)


Register ^{file} functionality



Main Memory and Addressing

in bytes (8-bits)

4 bytes = 32-bit = one word



address width = m

data width = n

size of memory = $2^m \cdot n$ bits $\Rightarrow 2^m \cdot \frac{n}{8}$ bytes

each row has n storage cells

other e.g. RAM cell (SR latch and 4 AND gate)

DRAM IC cell (1 transistor and 1 capacitor)

Wordline Wordline which row (word) to read / write

Bitline read/write data


Data Bus

a wire that is connected to many components, but only ^{one} pushes output at one time (write)

Tri-state buffer

	WE	A	Y
	X		2^{high} impedance (disconnected wire)
A	0	0	0
	1	1	1

used to control data lines so that only one device can write onto the bus at any given time
(read from multiple device is fine)



R/W and Memory enable is 1 \Rightarrow data is output to processor

R/W is 0 \Rightarrow data is ~~not~~ input from processor to memory

Reading from RAM is slower; need signals to control read/write timing

Read:

t_{AA} = Address Access time

time for address to be stable before reading

t_{OHA} = Output Hold time

time output data held after change of address

Write:

t_{SA} = Address Setup Time

time for address to be stable to before enabling write signal

t_{AW} = Address Setup Time to Write End

t_{SD} = Data Setup to Write End

time for data-in value to be set-up at destination

t_{HD} = Data Hold from Write End

time data-in value should stay unchanged after write signal changes

Load-Store Architecture

MIPS processor architecture

load data from main memory to registers

process them using ALU

store back in main memory

The control unit

gets information from instruction

selects: source : where to get data

destination : where to go

operation : operations to perform on data

loads next instruction

Instruction

32 bit binary string in MIPS processor

- AKA control word

- ~~at each~~ each instruction to be executed stored in Program Counter (PC)

increment by 4 (32 bits = 4 bytes)

MIPS instruction types

R-type register type	determines type ↓ 000000 =R-type	register source ↓	register target ↓	register destination ↓	shift amount ↓	the specific operation ↓ (add, sub etc.)	
		opcode 6	rs 5	rt 5	rd .5	shamt 5	funct 6

I-type immediate

opcode 6	rs 5	rt 5	immediate 16	→ immediate operand
				↓ branch target offset displacement for a memory operand

J-type jump

opcode 6	address 26	↑ address to move to
		4 bits from current PC most significant 26 from last 2 bits set to 0 (as instructions increment by 4)

Control Unit signals

PCWrite: write ALU output to PC

PCWriteCond: same as PCWrite, only if the zero condition has been met

IsrD: sets instruction or data. tells whether the memory address is from PC (instructions) or an ALU operation (data)

MemRead: processor reading from memory

MemWrite: processor writing to memory

MemToReg: what goes into register (from memory, not from ALU output)

IRWrite: instruction register overwritten by new instruction from memory

PCSource: jump / ALU operation result (value of PC)

ALUOp(3 wires): execution of an ALU operation

ALUSrcA: input A to ALU is from PC or register file

ALUSrcB(2 wires): input B to ALU is from register file, constant(4), instruction register or shifted instruction register

RegWbrite: processor writing to register file

RegDst: decides destination address (r_t / r_d)

ASSEMBLY CODE

03/03/2020

Program

1. write code
2. compile code into machine code instructions
3. save instructions in an executable file
4. run the executable file

MIPS Registers (32 registers)

0 \$zero : value 0 (always)

1 \$at : assembler temporary, reserved for assembler

2 - 3 \$v0, \$v1 return values

4 - 7 \$a0 - \$a3 : function arguments

8 - 15 \$t0 - \$t17 : temporaries (like draft paper)

16 - 23 \$s0 - \$s7 : saved temporaries (special use for functions)

24 - 25 \$t8, \$t9 : temporaries

26 - 27 \$k0 - \$k1 : reserved for OS Kernel (not ~~usable~~)28 - 31 \$gp, \$sp, \$fp, \$ra : memory and function support
global pointer to data segment stack pointer to top of stack frame pointer to function frame start return address from func
 (reserved for management)PC, HI, LO accessed by special instructions
 multiplication and division use

BLACK: special values

BLUE: function param

D.BLUE: store values

Assembly Language

Microarchitecture vs. ISA

ISA (instruction set architecture)

set of instructions supported by a processor (contract between processor and programmer); instructions you can give to processor

Computer architecture/architecture: combination of both

Microarchitecture

implementation of ISA on a processor
 what processor actually does

INSTRUCTIONArithmetic

stop execution of current code if overflow

	OPCODE / FUNCTION	SYNTAX	OPERATION
add	100 000	\$d, \$s, \$t	\$d = \$s + \$t
addu \leftarrow unsigned	100 001	\$d, \$s, \$t	\$d = \$s + \$t
addi \leftarrow immediate	001 000	\$t, \$s, i	\$t = \$s + SE(i)
addiu	001 001	\$t, \$s, i	low bits \$t = \$s + SE(i)
div \leftarrow different when doing sign extension	011 010	\$s, \$t	integer div
divu \leftarrow doing sign extension	011 011	\$s, \$t	high bits
mult	011 000	\$s, \$t	hi:lo = \$s * \$t remainder
multu	011 001	\$s, \$t	hi:lo = \$s * \$t
sub	100010	\$d, \$s, \$t	\$d = \$s - \$t
subu \leftarrow unsigned	100011	\$d, \$s, \$t	\$d = \$s - \$t

Logical

and	100100	\$d, \$s, \$t	\$d = \$s & \$t
andi	001100	\$t, \$s, i	\$t = \$s & ZE(i)
nor	100111	\$d, \$s, \$t	\$d = ~(\$s \$t)
or	100101	\$d, \$s, \$t	\$d = \$s \$t
ori	001101	\$t, \$s, i	\$t = \$s ZE(i)
xor	100110	\$d, \$s, \$t	\$d = \$s ^ \$t
xori	001110	\$t, \$s, i	\$t = \$s ^ ZE(i)

Shift

sll \leftarrow shift logical left	000000	\$d, \$t, a	\$d = \$t << a
sllv \leftarrow v = variable	000100	\$d, \$t, \$s	\$d = \$t << \$s
sra \leftarrow shift right arithmetic	000011	\$d, \$t, a	\$d = \$t >> a
sraw	000111	\$d, \$t, \$s	\$d = \$t >> \$s
srl \leftarrow shift right logical	000010	\$d, \$t, a	\$d = \$t >>> a
srlv	000110	\$d, \$t, \$s	\$d = \$t >>> \$s

Data Movement

mfhi \leftarrow move from	010000	\$d	\$d = hi
mflo \leftarrow	010010	\$d	\$d = lo
mthi \leftarrow move to	010001	\$s	\$hi = \$s
mtlo \leftarrow	010011	\$s	lo = \$s

INSTRUCTIONOPCODE / FUNCTIONSYNTAXOPERATION**Iui** Load Upper immediate

Iui - loads 16 bit immediate to upper half of half and lower set too

001111

\$t, i

 $\$t = i \ll 16$ Branch

beq

000100

 $\$s, \t, label if ($\$s == st$) $pc \leftarrow \text{label}$

bgtz - greater than 0

000111

 $\$s, \text{label}$ if ($\$s > 0$) $pc \leftarrow \text{label}$

blez - lesser equal to 0

000110

 $\$s \leq 0, \text{label}$ if ($\$s \leq 0$) $pc \leftarrow \text{label}$

bne

000101

 $\$s \neq \t, label if ($\$s \neq \t) $pc \leftarrow \text{label}$ Jump

j

000010

label

$\$ra$ stores address that's used when returning from a subroutine

jal - jump and link

000011

label

 $\$ra = pc; pc \leftarrow \text{label}$

jalr] not j-type

001001

 $\$s$ $pc = \$s$ Comparison

slt - set less than

101010

 $\$d, \$s, \$t$ $\$d = (\$s < \$t)$

sltu - unsigned

101001

 $\$d, \$s, \$t$ $\$d = (\$s < \$t)$

slt;

001010

 $\$t, \s, i $\$t = (\$s < \text{SE}(i))$

sltiu

001001

 $\$t, \s, i $\$t = (\$s < \text{SE}(i))$ Formatting Assembly Code

.text - # start with this

main : # label to tell assembler this is the first line

<instruction> <parameters> # how instruction is written

IF/ELSE STATEMENT

\$t1 = i \$t2 = j

main : beg \$t1, \$t2, IF

black means "branch on else first"

branch to IF if value of t1 = value of t2

addi \$t2, \$t2, -1 # subtract 1 from t2 (else)

jump to END

(ELSE) j END

IF : addi \$t1, \$t1, 1

add 1 to t1 (if)

END : add \$t2, \$t2, \$t1

add t2 and t1 and store in t2 (both runs this)

Multiple conditions inside if
if(a || b)

main : branch (branch) <condition a> IF # go to IF block
(branch) <condition b> IF # if either condition met
... jEND # execute else block
IF : ... if neither condition met
jEND

~~ELSE:~~

END : ...

1 1 2 3 5 8 13 21 34

55

if(a && b)

main : (branch) !<condition a> ELSE # go to ELSE block
(branch) !<condition b> ELSE # if either condition not met
IF : ... # execute if block if both condition
jEND met

ELSE : ...

END : ...

Loops

main : add \$t0 , \$zero , \$zero # i = 0 ($t_0 = 0$)

WHILE : beg
add \$t1 , \$zero , 100 # $t_1 = 100$

WHILE : beg \$t0 , \$t1 , END # branch to END if $t_1 = t_0$

add \$t0 , \$zero , 1 # t_0++

j WHILE # jump back to while

END :

24/03/2020

Load / Store Memory

b = byte
h = half-word
w = word
n = word offset from memory address

lW \$t, i(\$S) → register storing address of data
 l = load
 s = store
 u: unsigned (default)
 signed local data register
 destination if load,
 source if store

value in memory

load = get data from memory

store = save data to memory

Load & Store instructions

lb \$t, i(\$S)	- \$t = SE(MEM[\$st+i]:1)	(sign extend) load byte from memory at address \$st+i (zero extend)
lbu \$t, i(\$S)	- \$t = ZE(MEM[\$st+i]:1)	" " "
lh \$t, i(\$S)	- \$t = SE(MEM[\$st+i]:2)	load half-word " "
ihu "	- \$t = ZE(MEM[\$st+i]:2)	" " "
lw "	- \$t = MEM[\$st+i]:4	load word
sb "	- MEM[\$st+i]:1 = LB(\$t)	store byte
sh "	- MEM[\$st+i]:2 = LH(\$t)	store half-word
sw "	- MEM[\$st+i]:4 = \$t	store word

Alignment Requirements

word - divisible by 4 (address)

half-word - divisible by 2

byte - any

Pseudo-instructions

la \$t, label \$t = address(MEM[label]) take address of label and store int
 li \$t, i \$t = i store immediate address

Labelling Data Storage

Labelled data storage / var var variables

create labels for memory locations that are used to store values
 label: .type values(s)

e.g. `var1: .word 3` # 4 byte integer called var1 with value 3
`array1: .byte 'a', 'b'` # two 1 byte characters in an array with name array1
`array2: .space 40` # 40 consecutive bytes with uninitialized data
storage (type of element does not matter)

labels here are for variables

.text

main:

labels here like main: are program labels and branch addresses

Arrays

sequence of data elements of SAME SIZE consecutive in memory
just a range of memory

e.g. `int A[100], B[100];`
`for (i=0; i<100; i++) {`
`A[i] = B[i] + 1;`
`}`

`.data`
A: `.space 400` space for 400 bytes
B: `.word 21:100` = 100 ints with value 21

.text

main: `la $t8, A` ← address of

`la $t9, B` ← first element

`add $t0, $zero, $zero` ← holds $4 \times i$

`addi $t1, $zero, 400` ← holds $100 \times$ sizeof(int)

LOOP: `bge $t0, $t1, END` go to end if $i \geq 400$

`add $t3, $t8, $t0` ← address of $A[i]$

`add $t4, $t9, $t0` ← address of $B[i]$

`lw $t5, 0($t4)` ← get value stored in $B[i]$

`addi $t5, $t5, 1` ← add 1 to $t5$

`sw $t5, 0($t3)` ← store value of $t5$ in $A[i]$

`addi $t0, $t0, 4` ← add 4 to $t0$
j LOOP (increment)

END:

Writing a function func call (arg¹, arg², arg³)

Caller calls callee

- caller calls callee

 1. caller pushes arguments to stack
addi \$t3,\$zero,5^{value5}
 2. caller stores current PC into \$ra, jumps
to callee jal func
addi \$sp,\$sp,-4^{leave space for arg1}
sw \$t3,0(\$sp)^{store t3 in location of sp}
 3. callee pops argument from stack
lw \$t2,0(\$sp)^{pop arg3 first}
 4. callee performs function
addi \$sp,\$sp,4
 5. callee pushes return value onto stack
addi \$sp,\$sp,-4
sw \$t9,0(\$sp)
 6. callee jumps to address stored in \$ra
jr \$ra
 7. caller pops return value from stack
 8. caller continues on its merry way