


Q3) Design a 4-bit signed/unsigned adder/subtractor circuit. Circuit will have a signed\_unsigned input pin to determine the signed/unsigned operation and an adder\_subtractor pin to determine adder/subtractor operation. Draw the circuit diagram.

- Q4) Consider the following circuit with three inputs (A, B, C) and one output (F).
  - a. Derive the Boolean expression of the signals F1, F2, F3 and the output function F.




b. Complete the following Verilog code part so that it implements the output F.

```
module function_F (A, B, F);
output F;
input A, B, C;
white F1, F2, F3;
always @ (A or B or C)
begin

F1 = (\(\cap{(\cap{N} \cap{N} \cap{N})}\) | ((\cap{N} \cap{N} \cap{N});
F3 = (F1 & \cap{N} \cap{N} \cap{N}) | (F1 & \cap{N} \cap{N});
F3 = (\cap{N} \cap{N} \cap{N} \cap{N} \cap{N}) | (\cap{N} \cap{N} \cap{N});
end
```

$$\begin{cases}
F_1 = (c')'A + C'B \\
F_2 = F_1'B' \\
F_3 = F_1(B')' + F_1(B') \\
F = (A')'C + B'F?
\end{cases}$$



自由自

自由

解解

(F)

部

6) 6)

-