



adder/subtractor





# CS 303 Homework 3


2/1/21

Zeynep Jildiz  
00029325

Q1)  $F(x, y, z, t) = \prod (0, 1, 4, 6, 8, 9, 10, 12, 14, 15)$


or using decoder and or gate

$F(x, y, z, t) = \prod (0, 1, 4, 6, 8, 9, 10, 12, 14, 15) = \sum (2, 3, 5, 7, 11, 13)$




b)

A'	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	0	0	1	1	0	1	0	1
	0	1	2	3	4	5	6	7



Q2)

b) Draw the state diagram of the state table




Q3) Design a 4-bit signed/unsigned adder/subtractor circuit. Circuit will have a signed\_unsigned input pin to determine the signed/unsigned operation and an adder\_subtractor pin to determine adder/subtractor operation. Draw the circuit diagram.

signed ~~22~~ unsigned ~~22~~

Answer in previous page

✓ Q4) Consider the following circuit with three inputs (A, B, C) and one output (F).

a. Derive the Boolean expression of the signals F1, F2, F3 and the output function F.



b. Complete the following Verilog code part so that it implements the output F.

```
module function_F (A, B, F);
```

```
output F;
```

```
input A, B, C;
```

```
wire F1, F2, F3;
```

```
always @ ( A or B or C )
begin
```

```


F1 = (~C) & A || (C & B);
F2 = ~F1 & ~B;
F3 = (F1 & ~B) || (F1 & B);
F = (~A) & C || (A & F3);

```

```
end
```

$$\begin{cases}
 F_1 = (C')' A + C' B \\
 F_2 = F_1' B' \\
 F_3 = F_1 (B')' + F_1 (B') \\
 F = (A')' C + A' F_3
 \end{cases}$$

Q5)



Q6 in next page

Q7)

S <sub>0</sub>	S <sub>1</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	F
0	0	(COA) <sub>1</sub>	X	X	X	1
0	1	X	1	X	X	1
1	0	X	X	1	X	1
1	1	X	X	X	(COA) <sub>2</sub>	1
0	0	(COA) <sub>0</sub>	X	X	X	0
0	1	X	1	X	X	1
1	0	X	X	1	X	1
1	1	X	X	X	(COA) <sub>3</sub>	0