

CS 303 Homework 3


2/1/21

Zeynep Jildiz
00029325

Q1) $F(x, y, z, t) = \prod (0, 1, 4, 6, 8, 9, 10, 12, 14, 15)$


or using decoder and or gate

$F(x, y, z, t) = \prod (0, 1, 4, 6, 8, 9, 10, 12, 14, 15) = \sum (2, 3, 5, 7, 11, 13)$




b)

A'	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	0	0	1	1	0	1	0	1
	0	1	2	3	4	5	6	7



Q2)

b) Draw the state diagram of the state table



Zeynep J 11/12/22

00029325

CS 303 LOGIC & SYSTEM DESIGN

Homework #3

Assigned: 08/12/2022

Due: 16/12/2022

✓ Q1) $F(x, y, z, t) = \Pi(0, 1, 4, 6, 8, 9, 10, 12, 14, 15)$

a. Implement the circuit using a decoder and an OR gate.

Answer in previous page

b. Implement the circuit using one 8x1 multiplexer (do not use any other logical elements).

Answer in previous page

✓ Q2) Consider the sequential circuit with the following next state and output equations:

$$A(t+1) = x' + B$$

$$B(t+1) = B(x \oplus A)$$

$$y = x + A$$


a. Fill the state transition table below.

Present State		Input	Next State		Output
A	B	x	A(t+1)	B(t+1)	y
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	1	0	0
0	1	1	1	1	1
1	0	0	1	0	1
1	0	1	0	0	1
1	1	0	1	1	1
1	1	1	1	0	1

b. Draw the state diagram of the state table.

Answer in previous page

adder/subtractor




Q3) Design a 4-bit signed/unsigned adder/subtractor circuit. Circuit will have a signed_unsigned input pin to determine the signed/unsigned operation and an adder_subtractor pin to determine adder/subtractor operation. Draw the circuit diagram.

signed ~~22~~ unsigned ~~22~~

Answer in previous page

✓ Q4) Consider the following circuit with three inputs (A, B, C) and one output (F).

a. Derive the Boolean expression of the signals F1, F2, F3 and the output function F.



b. Complete the following Verilog code part so that it implements the output F.

```
module function_F (A, B, F);
```

```
output F;
```

```
input A, B, C;
```

```
wire F1, F2, F3;
```

```
always @ ( A or B or C )
begin
```

```


F1 = (~C) & A || (C & B);
F2 = ~F1 & ~B;
F3 = (F1 & ~B) || (F1 & B);
F = (~A) & C || (A & F3);

```

```
end
```

$$\begin{cases}
 F_1 = (C')' A + C' B \\
 F_2 = F_1' B' \\
 F_3 = F_1 (B')' + F_1 (B') \\
 F = (A')' C + A' F_3
 \end{cases}$$

Q5)



Q6 in next page

Q7)

S ₀	S ₁	I ₀	I ₁	I ₂	I ₃	F
0	0	(COA) ₁	X	X	X	1
0	1	X	1	X	X	1
1	0	X	X	1	X	1
1	1	X	X	X	(COA) ₂	1
0	0	(COA) ₀	X	X	X	0
0	1	X	1	X	X	1
1	0	X	X	1	X	1
1	1	X	X	X	(COA) ₃	0

