

CS 303 LOGIC & SYSTEM DESIGN Homework #3

Assigned: 08/12/2022

Due: 16/12/2022

Q1) F(x, y, z, t) = П (0, 1, 4, 6, 8, 9, 10, 12, 14, 15)

a. Implement the circuit using a decoder and an OR gate.

Answer in previous page
ement the circuit using one 8x1 multiplexer (do n

b. Implement the circuit using one 8x1 multiplexer (do not use any other logical elements).

Answer in previous page

Q2) Consider the sequential circuit with the following next state and output equations:

A(t+1) = x' + B

 $B(t+1) = B(x \oplus A)$


y = x + A

a. Fill the state transition table below.

Present State		Input	Next State		Output
Α	В	х	A(t+1)	B(t+1)	У
0	0	, 0	1	0	0
0	0	7	0	0	7
0	1	0.	1	0	0
0	(1	7	7	T
1	0	0	1	0	7
7	0	1	0	0	7
1	7	0	7	7	7
7	7	7	7	0	1


b. Draw the state diagram of the state table.

Answer in previous page



Q3) Design a 4-bit signed/unsigned adder/subtractor circuit. Circuit will have a signed_unsigned input pin to determine the signed/unsigned operation and an adder_subtractor pin to determine adder/subtractor operation. Draw the circuit diagram.

- Q4) Consider the following circuit with three inputs (A, B, C) and one output (F).
 - a. Derive the Boolean expression of the signals F1, F2, F3 and the output function F.




b. Complete the following Verilog code part so that it implements the output F.

```
module function_F (A, B, F);
output F;
input A, B, C;
white F1, F2, F3;
always @ (A or B or C)
begin

F1 = (\(\cap{(\cap{N} \cap{N} \cap{N})}\) | ((\cap{N} \cap{N} \cap{N});
F3 = (F1 & \cap{N} \cap{N} \cap{N}) | (F1 & \cap{N} \cap{N});
F3 = (\cap{N} \cap{N} \cap{N} \cap{N} \cap{N}) | (\cap{N} \cap{N} \cap{N});
end
```

$$\begin{cases}
F_1 = (c')'A + C'B \\
F_2 = F_1'B' \\
F_3 = F_1(B')' + F_1(B') \\
F = (A')'C + B'F?
\end{cases}$$



自由自

自由

解解

(F)

部

6) 6)

-

