Skip to content

tharunchitipolu/Dadda-Multiplier-using-CSA

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

8 Commits

HA.v

HA.v

 
 

LICENSE

LICENSE

 
 

README.md

README.md

 
 

csa_dadda.v

csa_dadda.v

 
 

dadda32_tb.v

dadda32_tb.v

 
 

dadda_16.v

dadda_16.v

 
 

dadda_16tb.v

dadda_16tb.v

 
 

dadda_32.v

dadda_32.v

 
 

dadda_8.v

dadda_8.v

 
 

dadda_8TB.v

dadda_8TB.v

 
 

Repository files navigation

Dadda-Multiplier (VLSI for signal processing)

Dadda multipliers require less area and are slightly faster than Wallace tree multipliers. Among tree multipliers, Dadda multiplier is the most popular multiplier. The above code consists of (8,8), (16,16), (32,32) dadda multiplier along with self checking test bench.

About

Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.

Topics

rtl verilog fulladder vlsi multiplier hardware-description-language wallace vlsi-design vlsi-project dadda-tree carry-save-adder fast-multiplication dadda-multiplier tree-multipliers

Resources

Readme

License

MPL-2.0 license
Activity

Stars

32 stars

Watchers

2 watching

Forks

6 forks
Report repository

Releases

No releases published

Packages

No packages published

Contributors 2

  •  
  •  

Languages