Skip to content
#

verilog-designs

Star

Here are 3 public repositories matching this topic...

Nimit3-droid / Automatic-abstract-model-computation-from-Verilog-design-descriptions

Star 2

Modeling hardware systems involves abstracting away wide datapaths but keeping low-level details of the underlying control logic in place. Consequently, the state space is significantly reduced and intricate control interactions can be formalized. The abstraction process in these languages, however, must be done manually, an error-prone task.

open-source automatic abstraction hactoberfest verilog-designs hactoberfest-accepted hactoberfest-approved hacktoberfest2022 hactoberfest2022 hactoberfest-2022 hactoberfest-2022-accepted
  • Updated Oct 8, 2022
  • Verilog

Improve this page

Add a description, image, and links to the verilog-designs topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the verilog-designs topic, visit your repo's landing page and select "manage topics."

Learn more