Adding an API to insert a buffer cell (LUT1 or FF) on a module's ports

[clavin-xlnx]

One useful capability would be to automatically add a buffer cell (LUT1 or FDRE) similar to the way "update_design -buffer_ports" operates in Vivado. This would help with integrating multiple designs together into a single one.