Discussions

• 1 You must be logged in to vote

  🙏

  Source and Sink Pins for Internally Routed (Intra-Site) Nets

  sma-asghar asked Mar 15, 2024 in Q&A · Unanswered

  

  

  4
• 1 You must be logged in to vote

  🙏

  Merging 3 independent DCPs from separate SLRs

  adambagley asked Jan 20, 2024 in Q&A · Answered

  

  

  2
• 0 You must be logged in to vote

  🙏

  How to check all properties and corresponding values of UNISIM cell?

  dg-deus asked Nov 9, 2023 in Q&A · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Using Input Multiplexer (IMUX) Registers (IMRs) on Versal Premium Devices

  oshears asked Oct 10, 2023 in Q&A · Closed · Answered

  

  

  8
• 3 You must be logged in to vote

  📣

  Runtime-First FPGA Interchange Routing Contest @ FPGA’24

  clavin-xlnx announced Sep 26, 2023 in Announcements

  

  

  1
• 1 You must be logged in to vote

  🙏

  getConnectionPIPs not working for long wires

  sma-asghar asked Aug 31, 2023 in Q&A · Answered

  

  

  5
• 1 You must be logged in to vote

  🙏

  Extract cell connections

  Licheng-Guo asked Aug 15, 2023 in Q&A · Unanswered

  

  

  3
• 1 You must be logged in to vote

  🙏

  How to check whether an EDIFCell is a sequential primitive?

  Licheng-Guo asked Aug 14, 2023 in Q&A · Closed · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Logic Synthesis

  cyberpunksubru asked May 17, 2023 in Q&A · Unanswered

  

  

  5
• 1 You must be logged in to vote

  🙏

  Help understanding routing methods

  codefreak472 asked Apr 6, 2023 in Q&A · Answered

  

  

  4
• 1 You must be logged in to vote

  🙏

  LUT cells get ignored/deleted by Vivado

  codefreak472 asked Mar 27, 2023 in Q&A · Answered

  

  

  10
• 1 You must be logged in to vote

  🙏

  How do I use the BlockPlacer2 to place a design

  burntfalafel asked Mar 18, 2023 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  💬

  [Feature Request] Accessing Versal BEL Attributes in RapidWright

  nqdtan started Jan 8, 2023 in General · Closed

  

  

  5
• 1 You must be logged in to vote

  💬

  [Feature Request] Preserve hwdef in DCP file

  nqdtan started Jan 8, 2023 in General · Closed

  

  

  3
• 1 You must be logged in to vote

  🙏

  Seg Fault when running RapidWright in WSL

  ghostlyinfluence asked Oct 3, 2022 in Q&A · Answered

  

  

  6
• 1 You must be logged in to vote

  💬

  RWRoute and routethru-s

  eddieh-xlnx started Sep 16, 2022 in General

  

  

  0
• 1 You must be logged in to vote

  💬

  Installation error

  SimonWetzel started Jun 17, 2022 in General · Closed

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  How can i store all the LUT and leaf cells used to implement a design in to a text file ?

  SSandeep19 asked Jun 8, 2022 in Q&A · Unanswered

  

  

  16
• 1 You must be logged in to vote

  🙏

  add global nets routing to module checkpoints

  GBrics asked May 18, 2022 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  What's the design checkpoint in the example bitstream manipulation code?

  yu-zou asked Jun 6, 2022 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Where is "com.xilinx.rapidwright.bitstream" ?

  tysung asked Dec 17, 2021 in Q&A · Answered

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  Issue with Manual Install

  ghostlyinfluence asked May 15, 2022 in Q&A · Unanswered

  

  

  3
• 1 You must be logged in to vote

  💬

  RW version must equal Vivado version?

  simux started Apr 28, 2022 in General

  

  

  2
• 1 You must be logged in to vote

  🙏

  Need help following the Pre-implemented Modules tutorial

  garyfpga asked Apr 19, 2022 in Q&A · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  writting checkpoint for module

  GBrics asked Mar 14, 2022 in Q&A · Answered

  

  

  2