Skip to content

Issues: Xilinx/RapidWright

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

38 Open 206 Closed
38 Open 206 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Query on function arguments
#992 opened May 14, 2024 by nandithaec
2
Running Rapidwright jython through script and eclipse setup issue
#991 opened May 2, 2024 by nandithaec
2
How to convert the intermediate result of vpr into a dcp file?
#985 opened Apr 24, 2024 by the-centry
3
xcvh1782 wire/node mismatch
#983 opened Apr 5, 2024 by codepilot
5
Can't generate DeviceResources file for Versal
#968 opened Mar 11, 2024 by Quadrollopo
1
make blackblox issue
#967 opened Mar 6, 2024 by pwang7
9
It's better for netlist.getTopCellInst().getPortInsts() to not return empty list.
#959 opened Feb 18, 2024 by zhuguiyuan
2
Install instructions should not recommend vulnerable libpng libraries
#947 opened Jan 22, 2024 by hawicz
1
ROCm Crossfire Integration
#922 opened Dec 17, 2023 by workspace-public
3
LUTTools.swapSingleLutPins() cannot swap H[1-6] when used as WA enhancement
#901 opened Nov 29, 2023 by eddieh-xlnx
getByteOffset method in Frame class
#786 opened Aug 17, 2023 by dg-deus
3
Design.routeSites() unable to route Carry8 DI0 to site pin.
#780 opened Aug 11, 2023 by haydenc-amd
GlobalSignalRouting.getLCBPinMappings() fails for some pins bug
#756 opened Jul 17, 2023 by eddieh-xlnx
@eddieh-xlnx
[Interchange] EnumerateCellBelMapping Speedup Opportunity enhancement
#659 opened Apr 28, 2023 by clavin-xlnx
Speedup interchange.DeviceResourcesExample enhancement
#625 opened Mar 10, 2023 by eddieh-xlnx
Provide a routed net helper method that automatically sets PIP.setIsReversed() correctly for used bidirectional PIPs enhancement
#580 opened Nov 10, 2022 by clavin-xlnx
2
RWRoute RouteHelper fails to find the INT tile entry node from a BITSLICE_CONTROL site pin bug
#558 opened Oct 12, 2022 by clavin-xlnx
Trimming PIPs of pins on net one-at-a-time may not work bug
#485 opened Jul 26, 2022 by eddieh-xlnx
ModuleInst.place() does not check for overlap
#478 opened Jul 19, 2022 by clavin-xlnx
FileTools.unPackSupportingJarData() skips if folder already exists
#447 opened May 24, 2022 by eddieh-xlnx
3
" Too many words to allocate: 333129474" beyond the limit of capnp?
#410 opened May 7, 2022 by the-centry
1
RapidWright should track in the netlist if macros have been expanded or collapsed
#388 opened Apr 15, 2022 by clavin-xlnx
2
Provide the equivalent of write_checkpoint -cell in RapidWright enhancement
#386 opened Apr 13, 2022 by clavin-xlnx
Adding an API to insert a buffer cell (LUT1 or FF) on a module's ports enhancement
#356 opened Mar 4, 2022 by clavin-xlnx
Basic Router does not route across SLRs correctly enhancement
#354 opened Mar 4, 2022 by clavin-xlnx
ProTip! What’s not been updated in a month: updated:<2024-04-19.