J4

GND +3V3

+3V3

R7 10k

V+

R5 10k

V+ TP9 TP8

IC4A

13 VSEL   PDIS 8   +3V3
12 VISO   VDDP 9

R4 10k

11 1_GNDISO GNDP 2
15 2_GNDISO GNDP 5
16 3_GNDISO GNDP 6
19 4_GNDISO GNDP 10

R6 10k

GND   GND

ADUM5010ARSZ

+3V3

U1

D1_MINI

9   5V   A0   2
8   3V3   D0   3
14 D1
16 TX   D2   13
15 RX   D3   12
      D4   4
1   RST   D5   5
      D6   6
      D7   7
10 GND   D8

+3V3

X2

+3V3

GND

V+ V+ V+   V+ V+

C6   C5   C4   C3   C2
100n 100n 100n 100n 1u

V-   V-   V-   V-   V-

J3

1 2 3

V+   V-

+3V3   +3V3 +3V3

C7
100n

R8 10k   R9 10k

+3V3

GND

GND

V+

TP1   TP2   V+ TP3

IC1
AD8603UJ

TP4   JS1-0R   TP5

V+

X1

R2
10M

3 +VS
2
4 -VS
1

R1
10k

C1
1u

V-

IC2

8   VDD   ALERT/RDY 2

ADS1115BQDGSRQ1

J1

1
2
3

4   AIN0
5   AIN1
6   AIN2
7   AIN3

1   ADDR
10 SCL
9   SDA
3   GND

IC3

10 SCL1   SCL2 6
2   SDA1   SDA2 7

1   VDD1   GND1 4
8   VDD2   GND2 5

V+ +3V3

ADUM1250ARZ

R10 10k   R11 10k

GND   GND

GND

V-

X3

3
2
1

R3
5k

V-

J2

1
2
3

JS2-0R

TP6   TP7

V-

Ruemmler, Elias
100prznt.de

TITLE: Opc.AnalogFrontend Evaluation Board

Document Number: Afeeb_v01.0   REV:

Date: 23.08.2021 13:49   Sheet: 1/1