

# Commodore A4091

## Rev B Advanced SCSI II Controller Board

This Zorro III board was originally designed and sold by Commodore, which did a single run of the Rev A design before shelving it. Commodore was running out of money at the time and didn't want to risk a second production run. The Rev B design was given to DKB Software for production, marketing, sales, distribution, and support.

### Features:


- Boot ROM
- NCR 53C710 SCSI II controller
- 50 pin internal connector
- 50 pin external SCSI2 connector
- 3.5" hard drive mounts on the card
- Active SCSI termination
- Zorro III bus support

### Caveats:

- Requires Buster 11
- Does not work with with A3640 Rev 3.0
- No RAM option
- No wide SCSI support

The Commodore A4091 was reverse-engineered by Stefan Reinauer and Chris Hooper.


ReA4091 Rev 3    2022-10-07

	Commodore		DATE	Schematic <b>A4091</b> Overview 365120 REV: B3
	Design By:	Dave Haynie	1993	
	Reverse By:	SR	2021-11-09	
	Capture By:	CDH	2021-11-19	
© 1993 Commodore Business Machines				Sheet: 1 of 8

**A**




Commodore 391092-02 Ferrite Bead  
60 Ohm @ 100Mhz, 200mA 1206



## Optional Passive Termination



CSI External MD50F



# PLD Symbols

The GAL/PAL devices on page 5 are programmed with gate configurations which consolidate what would be a large number of discrete components. Original Commodore source program files for the A4091 GAL components can be found on the Internet. The below can be used as a quick reference for symbols used in those programming files.

A0 - SCSI sizing address  
A1 - SCSI sizing address \_or\_ A1/Lock signal  
A2 - Address A2  
A3 - Address A3  
A4 - Address A4  
A5 - Address A5  
A6 - Address A6  
A8 - Address A8 (known as A1 in U202)  
A17 - Address A17  
A18 - Address A18  
A19 - Address A19  
A23 - Address A23  
!ABOEL - Low order address transfer enable  
!ABOEH - High order address transfer enable  
!AS - SCSI address strobe  
!ASQ - Clocked/qualified version of SCSI AS\*


ID2Z - Data is transferred to Z3 bus  
DBLT - Data is latched  
!DCNT - State bit for Z3 stuff (internal)  
DMASTER - Master delayed  
!DBOE - Data transfer enable  
DOE - Z3 Data phase (data output enable)  
!DS0 - Z3 low order data strobe  
!DS1 - Z3 data strobe  
!DS2 - Z3 data strobe  
!DS3 - Z3 high order data strobe  
!DTACK - Z3 termination cycle  
!DTSYNC - Synchronizer for DTACK->STERM (internal)  
!DS - SCSI data strobe  
!EBG - Expansion bus grant  
!EBR - Z3 bus request  
!EDTACK - Z3 data acknowledge, on bus  
!EFCS - Z3 cycle strobe for DMA


!MASTER - SCSI chip owns the A4091 bus  
!MATCH - Address comparator match  
!MTACK - Z3 slave burst strobe  
!MTCR - Z3 multiple transfer burst cycle strobe  
!MYBUS - The A4091 has the bus  
!NACK - Data acknowledge  
!NOZ3 - 1: Get off the Z3 bus (stop driving)  
!NS0 - ROM access counter (internal)  
!NS1 - ROM access counter (internal)  
!NS2 - ROM access counter (internal)  
!NS3 - ROM access counter (internal)


BA2 - SCSI burst address  
BA3 - SCSI burst address  
!BDTACK - Z3 data acknowledge, buffered  
!BERR - Z3 Bus error  
BFCS - 1: Buffered cycle strobe  
BFCS - 2: A4091 local Z3 cycle strobe  
BLOCKBG - after 1st SBG block till end  
BMASTER - Buffered/inverted version of MASTER  
C7M - Z3 arbiter clock  
!CBACK - SCSI burst acknowledge  
!CBREQ - SCSI burst request  
!CFGIN - Configuration chain input  
!CFGOUT - Configuration chain output  
CFGLT - Configuration address latch (on 0->1)  
!CINH - Z3 cache inhibit  
CLK - 1: 25MHz NCR 53C710 bus clock  
!CLK - 2: 25MHz system clock  
!CYCZ3 - On-bus Z3 cycle (internal)


FC0 - CPU read/write function code  
FC1 - CPU read/write function code  
FC2 - CPU read/write function code  
FCS - Z3 full cycle strobe  
!INT - We generated an interrupt  
!INT2 - Zorro bus interrupt 2  
!INTASS - A vector has been assigned  
!INTPOLL - An interrupt polling phase is signaled  
INTREC - Interrupt register access  
!INTSERV - We're servicing this interrupt phase  
!INTSPC - Partially qualified interrupt space (decode)  
!INTVEC - An interrupt vector phase is signaled

READ - Z3 read strobe (signal/cycle)  
!REGED - A4091 is registered as Z3 master  
RCHNG - Registration is changing (internal)  
!ROM - System ROM access  
!RST - System reset  
!SBG - SCSI bus grant  
!SBR - SCSI bus request  
!SCSI - SCSI chip register address (see SREG)  
!SHUNT - Z2 configuration shunt (0=Z2 1=Z3)  
!SID - SCSI ID jumper access  
SIZ0 - SCSI transfer size  
SIZ1 - SCSI transfer size  
!SINT - SCSI interrupt  
!SLACK - NCR 53C710 slave acknowledge  
!SLAVE - Z3 slave select for interrupt cycles  
!SLAVEOE - Slave output enable  
SMASER - Synched master for fall edge  
!SREG - SCSI chip register select (gated by clock)  
SSBR - Synched SCSI bus request  
!Z2D - Data is transferred from Z3 bus  
!SSYNC - SCSI address synchronizer (internal)  
!STERM - SCSI termination

	Commodore		DATE	Schematic <b>A4091</b> PLDs 365120 REV: B3
	Design By:	Dave Haynie	1993	
	Reverse By:	SR	2021-11-09	
	Capture By:	CDH	2021-11-19	
© 1993 Commodore Business Machines				Sheet: 4 of 8







Commodore

Design By:	Dave Haynie	DATE	1993
Reverse By:	SR	2021-11-09	
Capture By:	CDH	2021-11-19	

Schematic

A4091








Zorro


365120 REV: B3

© 1993 Commodore Business Machines


Sheet: 6 of 8






	Commodore		DATE	Schematic <b>A4091</b> Power <b>365120</b> REV: B3
	Design By:	Dave Haynie	1993	
	Reverse By:	SR	2021-11-09	
	Capture By:	CDH	2021-11-19	
© 1993 Commodore Business Machines				Sheet: 7 of 8

# SCSI Active Terminator cut-out board



	<b>Commodore</b>		DATE	Schematic
	Design By:	Dave Haynie	1993	<b>A4091</b>
	Reverse By:	SR	2021-11-09	SCSI Terminator
	Capture By:	CDH	2021-11-19	<b>365120</b> REV: B3
© 1993 Commodore Business Machines				Sheet: 8 of 8