

## Ansys DDR Eye Analyzer















### **Getting Start with ADEA**



- □ Source code, example, and user guides of ADEA are available for download from GitHub.
  - Download ADEA from the <u>Ansys-Korea GitHub Homepage</u>.








### User Guide – Ansys DDR Eye Analyzer: Eye Analyze




#### 1. Launch ADEA



#### 2. ADEA Setup


#### 3. Analyze



1 Load **Input File** (\*.aedt).

- ⑤ Click '**Analyze**'
- ② Select <u>Design</u>, <u>Setup</u>, and <u>Report</u>.
- ③ Select **DDR Type** and **Data-rate**.
- 4 Enter Offset for eye analyze.

#### 4. Result




- 6 Result Window Pops up.
- ⑦ Check Analysis Results
- 8 Export Report (Optional)



### User Guide – Ansys DDR Eye Analyzer: IBIS Opt.



#### 1. IBIS Opt. Setup




Same way as Eye Analyze

- 1) Launch AEDA
- ② ADEA Setup

2. Sim. Case Setup


3. Analyze

6 Click 'Run'



- ③ Click 'IBIS Opt.' Icon
  - or **Tool** → **IBIS Opt**.
- (4) Check Tx & Rx IBIS Info.
  - ✓ IBIS file, Comp., Model, Initial Buffer
- (5) Select **IBIS Models for Tx/Rx**.


4. Result




- ? Result Window Pops Up.
- ® Check Analysis Results.
- 9 Export Report (TBD)




Launch ADEA using Run.bat file among the files provided.



- ① Click button or  $\bigcap_{Open}$  Icon  $\rightarrow$  Select Input File.
- 2 Select Design, Setup, and Report to analyze.




- 3 Select DDR Type and Data-rate.
- 4 Enter Offset.






- Click the Analyze button to proceed with the analysis
  - ✓ Reference voltage level calculation and eye measurement algorithms are built in.
  - ✓ Customized reference voltage level calculation and/or eye measurement method can be added.






**Eye Analyze** 

- View the analysis result in the Result Window
  - ✓ Possible to export built-in Excel report.
  - ✓ HTML report is also available (TBD), and customization is possible easily in the format desired by the user.






Run ADEA and complete the ADEA setup in the same way as the Eye Analyze




- ADEA v0.6.5 : Ex1\_LPDDR4\_2133\_Schematic.aedt : Auto : Default : False : False → 🖺 🗹 🥞 🚉 Load Cnf Save Cnf Edit Cnf Option IBIS Opt. DDR Eye Analyzer Setup Net Setup D:\1 Work\20220106\_DDR\_Compliance\1\_Work\Code\ANSYS\_DDR\_\ Design: Circuit1 Report Name: Analyze DRAM1 Setup Name : Transient 2133 🕶 Offset LPDDR4 7.5 ns DDR Generation : Data-rate: Result 1) Select Input File (\*.aedt).
- 2) Select Design, Setup Name, and Report.
- ③ Select DDR Type and Data-rate.
- 4 Enter Eye Offset.



Run IBIS Optimizer and select IBIS and simulation case.



Click the Run button to proceed with the analysis and check the results.





### **Appendix A.1 – Launching ADEA**



- Launch Ansys DDR Eye Analyzer using Run.bat file.
  - If ADEA does not run using the Run.bat file, apply the following sequentially.

```
Run.bat 
  1 : Launch Option 1 - Specific version of ANSYS EM
         step1. Create an environment variable [ANSYSE
         step2. Set its value to the Specific version
                 ex)C:\Program Files\AnsysEM\AnsysEM20
       Launch Option 2 - Latest version of ANSYS EM Su
         You don't have to do anything because SerDes
     set PATH=%SIWAVE INSTALL DIR%\common\IronPython"
 10
     ipyw64 ".\ANSYS EYE Analyzer v0.py"
```

Setup the Version for Ansys Electronics Desktop

Modify the path of (1) to the absolute path where AEDT is installed.

```
ex) Before : set PATH=%SIWAVE INSTALL DIR%\common\IronPython"
          set PATH="C:\Program Files\AnsysEM\AnsysEM21.2\Win64\common\IronPython"
```

- Modify ② to the absolute path of the file "ANSYS EYE Analyzer.py".
  - ✓ When using relative paths, the Run.bat file and "ANSYS\_EYE\_Analyzer.py" file must be in the same path.







### **Appendix A.2 – AEDT Version Selection**



- Version Selection for Ansys Electronics Desktop(AEDT)
  - Select Tool → AEDT Version to display the AEDT version selection window.





- ADEA is available in AEDT 2020 R1 and later versions.
- The AEDT version selection window lists up only the AEDT 2020 R1 or later version.
- The user can select and use the desired AEDT version.
- It is defaulted to use the latest version of AEDT installed on user's PC.







### **Appendix A.2 – AEDT Version Selection**




- ☐ Version Selection for Ansys Electronics Desktop(AEDT)
  - By default, search for the system variable (ANSYSEM\_ROOTxxx) to automatically select the most recent AEDT version.



- If you want to use AEDT for a specific version,
  - Create the [ANSYSEM\_INSTALL\_DIR] system variable.
  - ② Set the AEDT installation path for the desired version to the value of the above system variable.











### **Appendix A.2 – AEDT Version Selection**




- Version Selection for Ansys Electronics Desktop(AEDT)
  - User can select a version of AEDT



- If you want to use AEDT for a specific version,
  - ① Create the [ANSYSEM\_INSTALL\_DIR] system variable.
  - ② Set the AEDT installation path for the desired version to the value of the above system variable.











### **Appendix B.1 – Pre-Configurations**

- Definition File (\*.def)
  - Timing/Voltage JEDEC specifications of (LP)DDR2/3/4/5 are defined.
  - User can modify and/or add customized specifications.



Naming rules for target net and IBIS model classification are defined. The rules can be modified and/or added.








### **Appendix B.2 – Pre-Configurations**



- **Configuration File (\*.cnf)**





<del>=</del>

Ctrl+L

Ctrl+S

Ctrl+E

Load

Save

Edit

87

All inputs for ADEA can be automatically filled by importing the configuration file.

DDR Type and Data-rate are automatically saved and loaded for convenience.

```
Ansys DDR Wizard Configuration File Editor - Test.cnf
                                                                                                                                                                                                                                                                                                                                                                                                      Ansys DDR Wizard v0.5 Configuration File
                       .. Tran
                                                                                                                                                                                                                                                                                                                                                                                                                                                        Input File: Galileo_R21_DDR_SSN_siwave.aedt
       - Eve
                                                                                                                                                                                                                                                                                                                                                                                                                                                        Start: 2022.07.20, 10:10:47
                                                                                                                                                                                                                                                                                                                                                                                                                                                        End : 2022.07.20, 10:11:39
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (Input\ File) = D.\ 1\_Work\ 20220106\_DDR\_Compliance\ 0\_DB\ 0\_Input\_Examples\ AEDT\_Schematic\ NGalileo\_R21\_DDR\_SSN\_siwave. aedt, 1\_DDR\_SSN\_siwave. ae
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (Report Name)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      = DRAM0!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           = DRAM1
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (Setup Name) = Transient
(DDR Gen) = LPDDR4
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (Data-rate) = 2133
                                                                                                                                                                                                                                                                                                                                                                                                                                                      (Eye_Type) = Ture
(VdIVW) = 140
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (TdIVW) = 0.22
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (Vcent_DQ) = Auto
                                                                                                                                                                                                                                                                                                                                                                                                                                                      assification (0) = True, V(UZAS_M_DQ_0_AL2), DQ, DQ_0, None (1) = True, V(UZAS_M_DQ_0_1_AL2), DQ, DQ_1, None (1) = True, V(UZAS_M_DQ_1_1_AV2), DQ_1, None (2) = True, V(UZAS_M_DQ_1_1_AV2), DQ_1, DQ_1, None (4) = True, V(UZAS_M_DQ_0_1_AL2), DQ_1, DQ_1, None (5) = True, V(UZAS_M_DQ_0_1_AL2), DQ_1, DQ_2, None (6) = True, V(UZAS_M_DQ_0_1_AL2), DQ_1, DQ_2, None (7) = True, V(UZAS_M_DQ_0_1_AL2), DQ_1, DQ_3, D
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (Resources Folder) = D:\1_Work\20220106_DDR_Compliance\1_Work\Code\ANSYS_DDR_Wizard_v0\Resources (Definition File) = D:\1_Work\20220106_DDR_Compliance\1_Work\Code\ANSYS_DDR_Wizard_v0\Resources\Ref.def
                                                                                                                                                                                                                                                                                                                                                                                                                                                             (Configuration File) = D:\1_Work\20220106_DDR_Compliance\1_Work\Code\ANSYS_DDR_Wizard_v0\Resources\Ref.cnf
                                                                                                                                                                                                                                                                                                                                                                                                                                                           (Vref Method) = 0. Auto
                                                                                                                                                                                                                                                                                                                                                                                                                                                        (Analyze Method) = 0, Default
(Export Excel Report) = False
                                                                                                                                                                                                                                                                                                                                                                                                                                                           (Plot Eve with Mask) = False

✓ Edit enable

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Close
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Save As
```

```
Ansys DDR Wizard v0.5 Auto Saved Configuration File
     Input File:
    Start: 2022.07.17, 23:25:44
        : 2022.07.17, 23:25:51
  [Version] = v0.5
[EM]
[Tran]
[Eye]
  <Setup>
     (DDR Gen) = LPDDR4
     (Data-rate) = 3733
```

ADEA v0.5

Exit

File Tool Help

**DDR Definition** 

User Configuration





### **Appendix B.3 – Automatic Net Classification**



#### Automatic Net Classification

ADEA automatically classify the net to be analyzed into the following groups:


```
 \textcircled{1} \ \mathsf{DQ} \ \ \textcircled{2} \ \mathsf{DQS\_N} \ \ \textcircled{3} \ \mathsf{DQS\_P} \ \ \textcircled{4} \ \mathsf{ADDR} \ \ \textcircled{5} \ \mathsf{CLK\_N} \ \ \textcircled{6} \ \mathsf{CLK\_P} \ \ \textcircled{7} \ \mathsf{DM}
```

It is automatically classified according to the 'Net Identification' rule defined in the definition file.

Ė.... DRAM0

```
[Net Identification]
       #The priority of the net group classification specified between "<" and ">" symbols is the same as the order written below.
        # <lgnore>: this string in net name will be ignored during net identifying process
       #?: arbitrary number in range [0~99]
        # It is not case sensitive.
        \langle DQ \rangle = DQ ?, D ?, DQ?
                        = DQS? N, DQS? , DQSN?, DQSN ?, DQS N?, DQS N ?
        <DQS N>
                        = DQS? P. DQS?, DQS ?
        <DQS P>
        <ADDR> = ADDR?,ADDR_?, CA?, CA_?, MA?, MA_?, A?, A_?
                        = CLKN?, CLKN ?, CLK N?, CLK N ?, CKN?, CKN ?, CK N?, CK N ?, CLK ?
        <CLK N>
                        = CLK?, CLK ?, CK?, CK ?
        <CLK P>
        \langle DM \rangle = DM?, DM?
        <lanore>
```

The 'Net Identification' rule can be modified and/or added.





## **Appendix C.1 – Analysis Option Setup**

#### Ansys DDR Eye Analyzer – Option setup

• Click Tool → Option Menu or poption Icon.

In the Option Window, enter the settings for eye analysis.


✓ Eye Offset : Enter the offset for voltage waveform.

✓ Vcent\_DQ(Vref) : Select voltage reference calculation method.

✓ Analyze : Select eye measurement algorithm

✓ Export Excel : Check whether to export the Excel report or not.

• The reference voltage calculation method, eye measurement method, and report format can be customized by request.



Option Setup process can be skipped when analyze with default option setup.




# Appendix C.2 – Target Net Setup


#### □ Target Net Setup

- DQ groups among auto-classified groups are automatically checked as target net.
- Target nets can also be set and/or un-set by checking or unchecking the net.
- Net groups can also be manually set using the dropdown button.
- Using the Analyze Group, nets can be analyzed as a group.




✓ If the Analyze Group is not set up, analyze it as an individual net.








#### **Dropdown Menu for net group selection**









### **Appendix D – Eye Measurement Results**

#### ☐ Eye Measurement Results

- The Result Window is automatically pop-up, after the analysis complete.
- User can check the eye width and timing margin by bit or byte.
- After checking the results, user can export the report.
- Result files such as \*.log file and eye diagram GIF file are generated.









## **✓** Appendix E − IBIS File and Model Selection


#### IBIS File and Model Selection

• The IBIS file and model in Tx/Rx are automatically classified according to the IBIS identification rule in Def. file.





- IBIS identification rule can be modified and added.
- IBIS File, Comp., and Model can be selected manually.
- Select the Tx and Rx models to analyze.
- Simulation cases can be checked by Sim. Cases:[9] button.






## **✓** Appendix F − IBIS Optimization Results

#### IBIS Optimization Results

The eye analyze results for the simulation cases are automatically pop up.



- Eye width and timing margin for each case are represented by the average and worst values of the target net.
- Click the Result button to see the detailed analysis results for each case.

