Table of Content
HES™ is a SoC/ASIC pre-silicon prototyping solution for hardware verification and software validation teams and the High Performance Computing (HPC) platform for algorithms acceleration. The boards are based on largest Virtex-7 and Virtex UltraScale FPGA and appear in single or multi-FPGA configurations and can be interconnected on a backplane board providing up to 663 Million ASIC gates.
Aldec provides the following list of boards:
- Virtex UltraScale+ Boards
- Virtex UltraScale Boards
- Virtex-7 Boards
Vivado - board definition files
Vivado board definition files contain configuration of FPGAs available on the board to simplify using the Aldec HES board in Xilinx Vivado tool.
The board definition files for HES boards can be found in Vivado-board_files folder.
The board definition files are provided for the following Aldec HES boards: