GitHub - AlirezaSgh/SS-Modular-Multiplier: A Simple Reconfigurable Shift Sub Modular Multiplier with variable bitlength written in Verilog

AlirezaSgh / SS-Modular-Multiplier Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

A Simple Reconfigurable Shift Sub Modular Multiplier with variable bitlength written in Verilog

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
Documents		Documents
Src		Src
Testbench		Testbench
README.md		README.md

Repository files navigation

A Simple Reconfigurable Shift Sub Modular Multiplier with variable bitlength written in Verilog.

Note: The code is synthesizable and ready to use in any synthesis tool.

About

A Simple Reconfigurable Shift Sub Modular Multiplier with variable bitlength written in Verilog

Report repository

Releases

No releases published

Packages

No packages published

Languages